A novel substrate-assisted RESURF technology for small curvature radius junction

A novel substrate-assisted (SA) RESURF technology aiming at improving off-state breakdown voltage (BV) of PN junction with small curvature radius is proposed and experimentally demonstrated in this paper. The SA RESURF technology not only realizes small curvature radius in the fingertip region, but also reduces electric field concentration in the curved metallurgical junction. Low-doped P-substrate, which increases depletion of the small curvature radius junction and reduces electric field concentration in the curved metallurgical junction, is adopted in the source fingertip region. Owing to the existence of low-doped P-substrate, the abrupt PN junction with small curvature radius is adjusted to low-doped PN junction with large curvature radius. The SA RESURF technology can be widely applied to lateral high voltage devices with small curved junction, especially to lateral super junction devices. A CBSLOP-LDMOS with the proposed SA RESURF technology has been developed. The experimental results show that the CBSLOP-LDMOS exhibits off-state BV of 700 V and specific on-resistance (Ron, sp) of 142 mΩ·cm2.

[1]  J. Appels,et al.  High voltage thin layer devices (RESURF devices) , 1979, 1979 International Electron Devices Meeting.

[2]  Lin Chen,et al.  SLOP-LDMOS - a novel super-junction concept LDMOS and its experimental demonstration , 2005, Proceedings. 2005 International Conference on Communications, Circuits and Systems, 2005..

[3]  J. Appels,et al.  High voltage, high current lateral devices , 1980, 1980 International Electron Devices Meeting.

[4]  C.K. Jeon,et al.  700V Lateral DMOS with New Source Fingertip Design , 2008, 2008 20th International Symposium on Power Semiconductor Devices and IC's.

[5]  Adrianus Willem Ludikhuize,et al.  A review of RESURF technology , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[6]  B. Zhang,et al.  High-Voltage LDMOS With Charge-Balanced Surface Low On-Resistance Path Layer , 2009, IEEE Electron Device Letters.