Noise shaping implementation in two-step/SAR ADC architectures based on delayed quantization error
暂无分享,去创建一个
[1] Un-Ku Moon,et al. 74dB SNDR multi-loop sturdy-MASH delta-sigma modulator using 35dB opamp gain , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[2] R. Schreier,et al. Delta-sigma data converters : theory, design, and simulation , 1997 .
[3] G. Temes. Delta-sigma data converters , 1994 .
[4] L. Longo,et al. A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.
[5] Ian Galton,et al. Tree-Structured DEM DACs with Arbitrary Numbers of Levels , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] Franco Maloberti. Data Converters , 2007 .
[7] R. Baird,et al. Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .