Power Consumption in Reversible Logic Addressed by a Ramp Voltage

Reversible MOS or r-MOS is a logic family that inherently promises asymptotically-zero power consumption. We deduce a simple formula for calculating the power consumption. It rightly highlights the unfortunate influence of the threshold voltages of the MOS transistors.

[1]  Kaushik Roy,et al.  Energy recovery circuits using reversible and partially reversible logic , 1996 .

[2]  Alexander Chatzigeorgiou,et al.  Timing analysis of pass transistor and CPL gates , 1999 .

[3]  Giuseppe Iannaccone,et al.  Reduction of the Energy Consumption in Adiabatic Gates by Optimal Transistor Sizing , 2003, PATMOS.

[4]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[5]  Alexander Chatzigeorgiou,et al.  Output Waveform Evaluation of Basic Pass Transistor Structure , 2002, PATMOS.

[6]  Massimo Alioto,et al.  Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Alexis De Vos,et al.  Optimal charging of capacitors , 1998 .

[8]  Alexis De Vos,et al.  Optimal Design of a Reversible Full Adder , 2005, Int. J. Unconv. Comput..

[9]  Bart Desoete,et al.  Equipartition Principles in Finite-Time Thermodynamics , 2000 .

[10]  A. Adamski,et al.  Design of Reversible Logic Circuits by Means of Control Gates , 2000, PATMOS.

[11]  Soo-Ik Chae,et al.  A 16-bit carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems , 1999 .

[12]  Chun-Keung Lo,et al.  An adiabatic differential logic for low-power digital systems , 1999 .

[13]  P.M. Zeitzoff,et al.  A perspective from the 2003 ITRS: MOSFET scaling trends, challenges, and potential solutions , 2005, IEEE Circuits and Devices Magazine.

[14]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Massimo Alioto,et al.  Evaluation of energy consumption in RC ladder circuits driven by a ramp input , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Massimo Alioto,et al.  Modeling of Power Consumption of Adiabatic Gates versus Fan in and Comparison with Conventional Gates , 2000, PATMOS.

[17]  Alexis De Vos,et al.  Reversible full adders applying Fredkin gates , 2005 .

[18]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[19]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[20]  A. Rubio,et al.  Design and implementation of a 5/spl times/5 trits multiplier in a quasi-adiabatic ternary CMOS logic , 1998 .