An Error-Tolerance-Based Test Methodology to Support Product Grading for Yield Enhancement

This paper presents a novel error-tolerance-based test methodology to grade defective chips according to their degree of acceptability so as to improve the effective yield of chips. We employ error rate as the attribute of error-tolerance to determine acceptability. We show that the number of test patterns that need to be applied to a circuit under test in estimating the circuit's error rate is highly dependent on how close the circuit's actual error rate is to the given grading thresholds. An iterative and adaptive error rate estimation technique is developed by which an appropriate number of test patterns can be efficiently determined and the circuit can be immediately classified into appropriate grades to fit various application requirements. Experimental results show that: 1) only a few iterations are required to classify a circuit, and 2) the total number of test patterns used is in general independent of the circuit size. Both of these observations imply that these techniques are applicable to large circuits.

[1]  Melvin A. Breuer,et al.  Error-tolerance and multi-media , 2006, 2006 International Conference on Intelligent Information Hiding and Multimedia.

[2]  Antonio Ortega,et al.  Analysis and testing for error tolerant motion estimation , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[3]  Melvin A. Breuer,et al.  Defect and error tolerance in the presence of massive numbers of defects , 2004, IEEE Design & Test of Computers.

[4]  Melvin A. Breuer,et al.  An error-oriented test methodology to improve yield with error-tolerance , 2006, 24th IEEE VLSI Test Symposium.

[5]  Chun-Lung Hsu,et al.  SSD-based testing scheme for error tolerance analysis in H.264/AVC encoder , 2008, 2008 International Conference on Communications, Circuits and Systems.

[6]  Melvin A. Breuer,et al.  Estimating Error Rate in Defective Logic Using Signature Analysis , 2007, IEEE Transactions on Computers.

[7]  A. Orailoglu,et al.  Low-cost, software-based self-test methodologies for performance faults in processor control subsystems , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[8]  Yiorgos Makris,et al.  Cost-effective graceful degradation in speculative processor subsystems: the branch prediction case , 2003, Proceedings 21st International Conference on Computer Design.

[9]  Melvin A. Breuer,et al.  Tolerance of performance degrading faults for effective yield improvement , 2009, 2009 International Test Conference.

[10]  Sandeep K. Gupta,et al.  Estimating Error Rate during Self-Test via One's Counting , 2006, 2006 IEEE International Test Conference.

[12]  Antonio Ortega,et al.  Hardware testing for error tolerant multimedia compression based on linear transforms , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).