FPGA Clock Design
暂无分享,去创建一个
In FPGA design,in order to operate successfully,a reliable clock is very important.Poor design of the clock causes a wrong behavior in the limit temperature and voltage.In the design of PLD/FPGA,the following four types of clocks are usually adopted: global clock,gating clock,multi-level logic clock and wave-style clock.T multi-clock system can include any combination of the above four types of clocks.