A reconfigurable systolic primitive processor for signal processing
暂无分享,去创建一个
[1] F. Taylor. A hybrid floating-point logarithmic number system processor , 1985 .
[2] Daniel P. Siewiorek,et al. A survey of highly parallel computing , 1982, Computer.
[3] Earl E. Swartzlander,et al. Sign/Logarithm Arithmetic for FFT Implementation , 1983, IEEE Transactions on Computers.
[4] Samuel C. Lee,et al. Addendum to "The Focus Number System" , 1979, IEEE Transactions on Computers.
[5] John N. Mitchell,et al. Computer Multiplication and Division Using Binary Logarithms , 1962, IRE Trans. Electron. Comput..
[6] T. Kurokawa,et al. Error analysis of recursive digital filters implemented with logarithmic number systems , 1980 .
[7] Samuel C. Lee,et al. The Focus Number System , 1977, IEEE Transactions on Computers.
[8] Fred J. Taylor,et al. Error analysis of LMS adaptive digital filter implemented with logarithmic number system , 1984, ICASSP.
[9] F. Taylor,et al. An extended precision logarithmic number system , 1983 .
[10] Dennis Gannon,et al. On the Impact of Communication Complexity on the Design of Parallel Numerical Algorithms , 1984, IEEE Transactions on Computers.
[11] Howard Jay Siegel,et al. Task Preloading Schemes for Reconfigurable Parallel Processing Systems , 1984, IEEE Transactions on Computers.