Design of a totally self checking signature analysis checker for finite state machines
暂无分享,去创建一个
Marco Ottavi | Salvatore Pontarelli | Adelio Salsano | Gian Carlo Cardarilli | Marco Re | D. Cellitti | S. Pontarelli | M. Ottavi | G. Cardarilli | M. Re | A. Salsano | D. Cellitti
[1] G. Venkatesh,et al. Design of monitored self-checking sequential circuits for enhanced fault models , 1993, Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS).
[2] Marco Ottavi,et al. Development of a dynamic routing system for a fault tolerant solid state mass memory , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[3] F. Y. Busaba,et al. Design of self-checking interacting FSMs for multiple faults , 1993, Proceedings of 27th Asilomar Conference on Signals, Systems and Computers.
[4] Marco Ottavi,et al. A fault-tolerant 176 Gbit solid state mass memory architecture , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
[5] John Paul Shen,et al. Evaluation and synthesis of self-monitoring state machines , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[6] John Paul Shen,et al. Direct methods for synthesis of self-monitoring state machines , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.
[7] R. Engelbrecht,et al. DIGEST of TECHNICAL PAPERS , 1959 .
[8] Robert K. Brayton,et al. MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] J. Muzio,et al. On concurrent error detection of finite state machine systems , 1994, Proceedings of 1994 37th Midwest Symposium on Circuits and Systems.
[10] N. D. Durie,et al. Digest of papers , 1976 .