A low-noise, 900-MHz VCO in 0.6-/spl mu/m CMOS
暂无分享,去创建一个
[1] Michiel Steyaert,et al. A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors , 1997, IEEE J. Solid State Circuits.
[2] A. Rofougaran,et al. A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[3] Kyoohyun Lim,et al. Low noise clock synthesizer design using optimal bandwidth , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).
[4] Behzad Razavi,et al. A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.
[5] Kwyro Lee,et al. A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme , 1997, IEEE J. Solid State Circuits.
[6] Kwyro Lee,et al. A fully integrated low-noise 1-GHz frequency synthesizer design for mobile communication application , 1997 .
[7] T.A. Kwasniewski,et al. A 1.2 /spl mu/m CMOS implementation of a low-power 900-MHz mobile radio frequency synthesizer , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.
[8] Gyu-Hyeong Cho,et al. CMOS current-controlled oscillators using multiple-feedback-loop ring architectures , 1997 .