论文信息 - CMOS subthreshold four-quadrant multiplier based on unbalanced source-coupled pairs

CMOS subthreshold four-quadrant multiplier based on unbalanced source-coupled pairs

A CMOS subthreshold four-quadrant multiplier based on unbalanced source-coupled pairs is presented. Experimental and simulation results are given to verify the theoretical analyses. Simulation results show that the nonlinearity error of the multiplier is less than 1% with an input range up to 70 mV. Its total harmonic distortion is less than 1% with an input range up to 50 mV. The simulated bandwidth is about 330kHz. The proposed 'squarer’ was built and tested using discrete CMOS transistor arrays. The proposed circuits are expected to be useful in analogue signal processing applications.

Cheng-Chieh Chang | Shen-Iuan Liu

[1] K. Bult,et al. A CMOS Four-Quadrant Analog Multiplier , 1986 .

[2] J.N. Babanezhad,et al. A 20-V four-quadrant CMOS analog multiplier , 1985, IEEE Journal of Solid-State Circuits.

[3] L.J. Stotts. Introduction to implantable biomedical IC design , 1989, IEEE Circuits and Devices Magazine.

[4] K. Kimura. A bipolar four-quadrant analog quarter-square multiplier consisting of unbalanced emitter-coupled pairs and expansions of its input ranges , 1994 .

[5] Hiroshi Tanimoto,et al. Realization of a 1-V active filter using a linearization technique employing plurality of emitter-coupled pairs , 1991 .

[6] J.S. Pena-Finol,et al. A MOS four-quadrant analog multiplier using the quarter-square technique , 1987 .

[7] D.C. Soo,et al. A four-quadrant NMOS analog multiplier , 1982, IEEE Journal of Solid-State Circuits.

[8] Ho-Jun Song,et al. An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers , 1990 .

[9] Mohammed Ismail,et al. Analog VLSI Implementation of Neural Systems , 2011, The Kluwer International Series in Engineering and Computer Science.