论文信息 - A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching

A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching

A 1.8 GHz phase-locked loop (PLL) with a self-calibration circuit implemented in 0.35 /spl mu/m CMOS process is presented. The calibration circuit continuously adjusts the delay mismatches among the delay cells in a ring-type voltage controlled oscillator (VCO) and automatically cancels the phase offsets in the multi-phase clock signals generated from the VCO. An edge-combining fractional-N frequency synthesizer with the self-calibrated PLL has been implemented and successfully eliminates -13 dBc fractional spur due to the delay mismatches in the VCO.

Beomsup Kim | Jin Wook Kim | Chan-Hong Park

[1] Tsuneo Tsukahara,et al. A 5-GHz frequency-doubling quadrature modulator with a ring-type local oscillator , 1999 .

[2] P. Larsson,et al. A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability , 1999, IEEE J. Solid State Circuits.

[3] Michiel Steyaert,et al. A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology , 1995, IEEE J. Solid State Circuits.

[4] Beomsup Kim,et al. A low-noise, 900-MHz VCO in 0.6-/spl mu/m CMOS , 1999 .