A 20-MS/s to 40-MS/s Reconfigurable Pipeline ADC Implemented With Parallel OTA Scaling

A reconfigurable 12-b pipeline analog-to-digital converter (ADC) implemented by enabling or disabling MDAC OTAs in parallel is presented. Power scaling is achieved without varying the dc bias conditions of critical analog nodes, reducing design complexity, and allowing an existing design to be rapidly reconfigured for new specifications. The ADC can be designed for optimal power consumption over the entire sampling rate range due to the linear power scaling provided by the parallel OTA approach. The proposed ADC operates over a sampling rate range of 20 MS/s to 40 MS/s with > 62 dB SNDR. The analog power varies linearly from 36 mW at 20 MS/s to 72 mW at 40 MS/s. The ADC was fabricated in 0.18-μm CMOS process and occupies a die area of 1.9 mm2.

[1]  Kush Gulati,et al.  A low-power reconfigurable analog-to-digital converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[2]  Kari Halonen,et al.  1-V 9-bit pipelined switched-opamp ADC , 2001 .

[3]  I. Ahmed,et al.  A High Bandwidth Power Scalable Sub-Sampling 10-Bit Pipelined ADC With Embedded Sample and Hold , 2008, IEEE Journal of Solid-State Circuits.

[4]  O. Shoaei,et al.  A low-power design methodology for high-resolution pipelined analog-to-digital converters , 2003, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03..

[5]  I. Ahmed,et al.  A 50-MS/s (35 mW) to 1-kS/s (15 /spl mu/W) power scaleable 10-bit pipelined ADC using rapid power-on opamps and minimal bias current variation , 2005, IEEE Journal of Solid-State Circuits.

[6]  Anders Vinje,et al.  A 92.5mW 205MS/s 10b Pipeline IF ADC Implemented in 1.2V/3.3V 0.13μm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Bjørnar Hernes,et al.  A 97mW 110MS/s 12b Pipeline ADC Implemented in 0.18mum Digital CMOS , 2004, DATE.

[8]  Y.P. Tsividis,et al.  Widely programmable high-frequency continuous-time filters in digital CMOS technology , 2000, IEEE Journal of Solid-State Circuits.

[9]  Hui Liu,et al.  A 9-b 40-MSample/s reconfigurable pipeline analog-to-digital converter , 2002 .