An efficient architecture for orthogonal wavelet transforms
暂无分享,去创建一个
A novel architecture is advanced for the efficient high-speed computation of orthogonal one-dimensional two-channel discrete wavelet transforms. The structure is derived when the multirate operations (downsampling and upsampling) are staggered. Compared with the polyphase and lattice architectures the developed architecture requires the minimum number of multiplications. It preserves orthogonality even when the coefficients are quantized. For multilevel discrete wavelet transform, the proposed architecture allows balanced pipeline implementations.
[1] Jaakko Astola,et al. Highly efficient high-speed/low-power architectures for the 1-D discrete wavelet transform , 2000 .
[2] Mohan Vishwanath. The recursive pyramid algorithm for the discrete wavelet transform , 1994, IEEE Trans. Signal Process..
[3] Liang-Gee Chen,et al. Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform , 2005, IEEE Trans. Signal Process..
[4] T. C. Denk,et al. VLSI architectures for lattice structure based orthonormal discrete wavelet transforms , 1997 .