Test pattern generation and clock disabling for simultaneous test time and power reduction

Scan-based design has been widely used to transport test patterns in a system-on-a-chip (SOC) test architecture. Two problems that are becoming quite critical for scan-based testing are long test application time and high test power consumption. Previously, many efficient methods have been developed to address these two problems separately. In this paper, we propose a novel method called the multiple clock disabling (MCD) technique to reduce test application time and test power dissipation simultaneously. Our method is made possible by cleverly modifying and integrating a number of existing techniques to generate a special set of test patterns that is suitable for a scan architecture based on the MCD technique. Experimental results for the International Symposium on Circuits and Systems (ISCAS) '85 and '89 benchmark circuits show that significant reduction on both test application time and power dissipation can be achieved compared to the conventional scan method.

[1]  Bashir M. Al-Hashimi,et al.  Scan latch partitioning into multiple scan chains for power minimization in full scan sequential circuits , 2000, DATE '00.

[2]  Patrick Girard,et al.  Circuit partitioning for low power BIST design with minimized peak power consumption , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).

[3]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[4]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[5]  Serge Pravossoudovitch,et al.  Reducing power consumption during test application by test vector ordering , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[6]  Paolo Prinetto,et al.  A test pattern generation methodology for low power consumption , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[7]  Janak H. Patel,et al.  Reducing test application time for built-in-self-test test pattern generators , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[8]  Kaushik Roy,et al.  Low-Power CMOS VLSI Circuit Design , 2000 .

[9]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[10]  Jong-Wha Chong,et al.  E-BIST: enhanced test-per-clock BIST architecture , 2002 .

[11]  Sandeep K. Gupta,et al.  Efficient BIST TPG design and test set compaction via input reduction , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Timothy J. Wood.  The test and debug features of the AMD-K7/sup TM/ microprocessor , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[13]  Ondrej Novák,et al.  Test-per-clock testing of the circuits with scan , 2001, Proceedings Seventh International On-Line Testing Workshop.

[14]  Kozo Kinoshita,et al.  Low power design and its testability , 1995, Proceedings of the Fourth Asian Test Symposium.

[15]  Patrick Girard,et al.  Low power testing of VLSI circuits: problems and solutions , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).

[16]  Sying-Jyan Wang,et al.  Generating efficient tests for continuous scan , 2001, DAC '01.

[17]  Enrico Macii,et al.  Peak power constrained test sets: generation heuristics and experiments , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[18]  S. Pravossoudovitch,et al.  Reduction of power consumption during test application by test vector ordering , 1997 .

[19]  Janak H. Patel,et al.  Reducing test application time for full scan embedded cores , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).

[20]  Irith Pomeranz,et al.  Techniques for minimizing power dissipation in scan and combinational circuits during test application , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Kuen-Jong Lee,et al.  Reducing test application time by scan flip-flops sharing , 2000 .

[22]  Lee Whetsel,et al.  Adapting scan architectures for low power operation , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[23]  Kuen-Jong Lee,et al.  Using a single input to support multiple scan chains , 1998, ICCAD '98.

[24]  Chauchin Su,et al.  A serial scan test vector compression methodology , 1993, Proceedings of IEEE International Test Conference - (ITC).