A general method for the connection of a component thermal model to a board

In this paper, a generalized method for the connection of a thermal component model in board- and system-level thermal simulations is presented. The method allows for the definition of uniform heat flow connections as well as the standard uniform temperature interface regions. The use of uniform heat flow ports will be shown to better handle cases where large temperature gradients are present in the base model. The two methods of connecting the component model will be evaluated using two different models. First, a simple example will be presented to illustrate the nonphysical behavior introduced by the use of uniform temperature connections. Second, a model of an electronic package will be used to evaluate the relative merits of the two connection methods with respect to board thermal conductivity and boundary conditions present on the board and the package. It will be shown that the results from use of uniform heat flow connections are generally better than from use of uniform temperature regions with respect to predicting junction and board temperatures.

[1]  Robert A. Griffin,et al.  Compact thermal models of packages used in conduction cooled applications , 2000 .

[2]  M.S.J. Hashmi,et al.  An experimental assessment of compact thermal models for the prediction of board-mounted electronic component heat transfer , 2003, Ninteenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium, 2003..

[3]  A. Bar-Cohen,et al.  Theta /sub JC/ characterization of chip packages-justification, limitations, and future , 1989, Fifth Annual IEEE Semiconductor Thermal and Temperature Measurement Symposium.

[4]  M.-N. Sabry,et al.  Static and dynamic thermal modeling of ICs , 1999 .

[5]  J. D. Parry,et al.  The world of thermal characterization according to DELPHI-Part II: Experimental and numerical methods , 1997 .

[6]  E.G.T. Bosch.  Thermal compact models: an alternative approach , 2003 .

[7]  H. Vinke,et al.  Thermal characterization of electronic devices with boundary condition independent compact models , 1995 .

[8]  J. R. Culham,et al.  Factors affecting the calculation of effective conductivity in printed circuit boards [thermal analysis] , 1998, ITherm'98. Sixth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.98CH36208).

[9]  P. Stehouwer,et al.  Creation and evaluation of compact models for thermal characterisation using dedicated optimisation software , 1999, Fifteenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (Cat. No.99CH36306).

[10]  J. DeVoe,et al.  An investigation of board level effects on compact thermal models of electronic chip packages , 2002, Eighteenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium. Proceedings 2002 (Cat.No.02CH37311).

[11]  A. Bar-Cohen,et al.  Thermal characterization of chip packages-evolutionary development of compact models , 1997, Thirteenth Annual IEEE. Semiconductor Thermal Measurement and Management Symposium.

[12]  Jean-Bernard Saulnier,et al.  THERMAL MODELS REDUCTION WHY AND HOW , 1986 .

[13]  J. D. Parry,et al.  The world of thermal characterization according to DELPHI-Part I: Background to DELPHI , 1997 .

[14]  R. Khazaka,et al.  Fast Simulation of steady-state temperature distributions in electronic components using multidimensional model reduction , 2005, IEEE Transactions on Components and Packaging Technologies.

[15]  Dhanunjay S. Boyalakuntla,et al.  Hierarchical compact models for simulation of electronic chip packages , 2002 .

[16]  D. J. Walkey,et al.  Transient 3D heat flow analysis for integrated circuit devices using the transmission line matrix method on a quad tree mesh , 2001 .

[17]  D. Pinjala,et al.  Development of effective compact models for depopulated ball grid array packages , 2000, Proceedings of 3rd Electronics Packaging Technology Conference (EPTC 2000) (Cat. No.00EX456).

[18]  M. Nakhla,et al.  The creation of compact thermal models of electronic components using model reduction , 2004, Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545).

[19]  Rajiv V. Joshi,et al.  Simulations of local heating in VLSI backend structures using Atar , 2001 .

[20]  M.S. Nakhla,et al.  The creation of compact thermal models of electronic components using model reduction , 2005, IEEE Transactions on Advanced Packaging.

[21]  M.-N. Sabry,et al.  Compact thermal models for electronic systems , 2003 .

[22]  Stephen P. Boyd,et al.  Optimal design of a CMOS op-amp via geometric programming , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  J. DeVoe,et al.  An assessment of the behavior of compact thermal models of electronic packages in a printed circuit board level environment , 2002, ITherm 2002. Eighth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.02CH37258).

[24]  Michel Nakhla,et al.  Passive parameterized time-domain macromodels for high-speed transmission-line networks , 2003 .

[25]  Tom J. Smy,et al.  A 3D thermal simulation tool for integrated devices-Atar , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..