A 5.5-7.3 GHz Analog Fractional-N Sampling PLL in 28-nm CMOS with 75 fsrmsJitter and −249.7 dB FoM

We present a low jitter, DTC-based analog fractional-N PLL with novel, background DTC gain calibration and reference clock duty cycle correction for high performance applications. The PLL achieves a 75-fs rms jitter, integrated from 10 kHz to 10 MHz and a −249.7 dB figure of merit at fractional mode. The measured fractional-N spurs are less than −64 dBc across the 5.5-7.3 GHz output frequency. Implemented in 28-nm CMOS, this PLL consumes 18.9 mW and occupies 0.5 mm2.

[1]  Sangwook Han,et al.  24.8 A 14nm fractional-N digital PLL with 0.14psrms jitter and −78dBc fractional spur for cellular RFICs , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[2]  Giovanni Marzin,et al.  A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power , 2011, 2011 IEEE International Solid-State Circuits Conference.

[3]  J. Craninckx,et al.  A 9.2–12.7 GHz wideband fractional-N subsampling PLL in 28nm CMOS with 280fs RMS jitter , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[4]  Jing-Hong Conan Zhan,et al.  28.2 A 0.29mm2 frequency synthesizer in 40nm CMOS with 0.19psrms jitter and <-100dBc reference spur for 802.11ac , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[5]  Li Lin,et al.  9.6 A 2.7-to-4.3GHz, 0.16psrms-jitter, −246.8dB-FOM, digital fractional-N sampling PLL in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).