A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology

This paper presents a 90-nm CMOS 10-Gb/s transceiver for chip-to-chip communications. To mitigate the effects of channel loss and other impairments, a 5-tap decision feedback equalizer (DFE) is included in the receiver and a 4-tap baud-spaced feed-forward equalizer (FFE) in the transmitter. This combination of DFE and FFE permits error-free NRZ signaling over channels with losses exceeding 30 dB. Low jitter clocks for the transmitter and receiver are supplied by a PLL with LC VCO. Operation at 10-Gb/s with good power efficiency is achieved by using half-rate architectures in both transmitter and receiver. With the transmitter producing an output signal of 1200mVppd, one transmitter/receiver pair and one PLL consume 300mW. Design enhancements of a half-rate DFE employing one tap of speculative feedback and four taps of dynamic feedback allow its loop timing requirements to be met. Serial link experiments with a variety of test channels demonstrate the effectiveness of the FFE/DFE equalization

[1]  Vladimir Stojanovic,et al.  Channel-limited high-speed links: modeling, analysis and design , 2005 .

[2]  B. Razavi,et al.  Broadband ESD protection circuits in CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[3]  Bingxue Shi,et al.  Novel constant transconductance references and the comparisons with the traditional approach , 2003, Southwest Symposium on Mixed-Signal Design, 2003..

[4]  F. Nouri,et al.  NMOS drive current reduction caused by transistor layout and trench isolation induced stress , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[5]  J.H. Winters,et al.  Techniques for High-Speed Implementation of Nonlinear Cancellation , 1991, IEEE J. Sel. Areas Commun..

[6]  T. Lee,et al.  A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[7]  V. Gupta,et al.  A 6.25-Gb/s binary transceiver in 0.13-/spl mu/m CMOS for serial data transmission across high loss legacy backplane channels , 2005, IEEE Journal of Solid-State Circuits.

[8]  N. Krishnapura,et al.  A 5Gb/s NRZ transceiver with adaptive equalization for backplane transmission , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[9]  Mounir Meghelli,et al.  A 43-Gb/s full-rate clock transmitter in 0.18-μm SiGe BiCMOS technology , 2005 .

[10]  M. Meghelli.  A 43-Gb/s full-rate clock transmitter in 0.18-/spl mu/m SiGe BiCMOS technology , 2005, IEEE Journal of Solid-State Circuits.

[11]  Stefanos Sidiropoulos,et al.  A semidigital dual delay-locked loop , 1997, IEEE J. Solid State Circuits.

[12]  J. Stonick,et al.  A multigigabit backplane transceiver core in 0.13-/spl mu/m CMOS with a power-efficient equalization architecture , 2005, IEEE Journal of Solid-State Circuits.

[13]  B.L. Ji,et al.  A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization , 2005, IEEE Journal of Solid-State Circuits.

[14]  M. Anis,et al.  "Impact of Technology Scaling on CMOS Logic Styles", IEEE Transactions On Circuits and Systems-II , 2002 .

[15]  Vladimir Stojanovic,et al.  Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell , 2003 .

[16]  T. Toifl,et al.  A 25Gb/s PAM4 transmitter in 90nm CMOS SOI , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[17]  Gu-Yeon Wei,et al.  An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25-/spl mu/m CMOS , 2003 .

[18]  A. Rylyakov,et al.  A low power 10 Gb/s serial link transmitter in 90-nm CMOS , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..

[19]  G. Knoblinger,et al.  Integration of high-performance, low-leakage and mixed signal features into a 100 nm CMOS technology , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).