Design of Self-Checking MOS-LSI Circuits: Application to a Four-Bit Microprocessor

Self-checking approaches developed so far deal with a gate level representation of logical circuits. They do not account for constraints which may result from an implementation by integrated circuits. This paper is concerned with such practical problems and their respective significance.

[1]  Jay M. Berger.  A Note on Error Detection Codes for Asymmetric Channels , 1961, Inf. Control..

[2]  Gernot Metze,et al.  Design of Totally Self-Checking Check Circuits for m-Out-of-n Codes , 1973, IEEE Transactions on Computers.

[3]  SUDHAKAR M. REDDY,et al.  Easily Testable Cellular Realizations for the (Exactly P)-out-of n and (p or More)-out-of n Logic Functions , 1974, IEEE Transactions on Computers.

[4]  Arthur D. Friedman,et al.  Efficient Design of Self-Checking Checker for any m-Out-of-n Code , 1978, IEEE Transactions on Computers.

[5]  John F. Wakerly,et al.  Partially Self-Checking Circuits and Their Use in Performing Logical Operations , 1973, IEEE Transactions on Computers.

[6]  Sudhakar M. Reddy,et al.  On Totally Self-Checking Checkers for Separable Codes , 1977, IEEE Transactions on Computers.

[7]  Algirdas Avizienis,et al.  Arithmetic Error Codes: Cost and Effectiveness Studies for Application in Digital System Design , 1971, IEEE Transactions on Computers.

[8]  John F. Wakerly.  Principles of self-checking processor design and an example , 1975 .

[9]  Milos D. Ercegovac,et al.  A study of standard building blocks for the design of fault-tolerant distributed computer systems , 1978 .

[10]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[11]  D. C. Bossen.  b-adjacent error correction , 1970 .

[12]  S. M. Reddy.  Note on Self-Checking Checkers , 1974, IEEE Transactions on Computers.

[13]  Richard M. Sedmak,et al.  Fault Tolerance of a General Purpose Computer Implemented by Very Large Scale Integration , 1980, IEEE Transactions on Computers.

[14]  William C. Carter,et al.  Design of dynamically checked computers , 1968, IFIP Congress.