An output structure for a bi-modal 6.4-Gbps GDDR5 and 2.4-Gbps DDR3 compatible memory interface

A bi-modal x32 memory interface supports 6.4-Gbps GDDR5 signaling as well as 2.4-Gbps DDR3 signaling with a 1.5V IO supply. The interface incorporates a novel driver and pre-driver structure that supports one-tap equalization and presents very small capacitive loading to the pins. The entire interface, including both data and request channels achieves 11.6mW/Gbps and 27.7mW/Gbps energy efficiencies in GDDR5 and DDR3 modes respectively, and communicates successfully with 1.6-Gbps DDR3 and 6.0-Gbps GDDR5 DRAMs.

[1]  Ting Wu,et al.  Clocking circuits for a 16Gb/s memory interface , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[2]  A. Amirkhany,et al.  A tri-modal 20Gbps/link differential/DDR3/GDDR5 memory interface , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[3]  Karthik Gopalakrishnan,et al.  Single-ended transceiver design techniques for 5.33Gb/s graphics applications , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Peter Gregorius,et al.  A 75 nm 7 Gb/s/pin 1 Gb GDDR5 Graphics Memory Device With Bandwidth Improvement Techniques , 2010, IEEE Journal of Solid-State Circuits.

[5]  A. Amirkhany,et al.  A 12.8-Gb/s/link tri-modal single-ended memory interface for graphics applications , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.