Study of effect of gate-length downscaling on the analog/RF performance and linearity investigation of InAs-based nanowire Tunnel FET

Abstract In this paper, we present a simulation study to report the effect of gate-length downscaling on the analog/RF performance and linearity investigation of InAs-based nanowire (NW) Tunnel FET (TFET). The different RF/analog and linearity figure of merits such as gm, RO, gm*RO, fT, fmax, GBW and 1-dB compression point of a NW TFET are extracted and the influence of gate-length downscaling on these parameters is analyzed. The RF/analog performance parameters obtained from InAs TFET is compared with an InAs MOSFET of identical dimension. Results reveal that superior RF and Linearity performance was obtained with gate-length downscaling for both devices under consideration. However, advantages of achieving improved RF performance with gate-length downscaling diminishes in terms of poor analog performance with gate-length downscaling for both the devices. This clearly indicates a trade-off between the analog and RF performance of a down-scaled InAs-based NW TFET and MOSFET. The results reveal that InAs TFET provides better fT, fmax and linearity performance in the saturation region than its MOSFET counterpart. It provides a reasonable RO, gm*RO at lower values of gate-overdrive voltage as compared to the InAs MOSFET. Therefore, this paper concludes that InAs NW TFETs have enormous potential to be a promising contender to the conventional bulk MOSFETs for realization of future generation low-power analog/RF applications.

[1]  K. Boucart,et al.  Length scaling of the Double Gate Tunnel FET with a high-K gate dielectric , 2007 .

[2]  Abhinav Kranti,et al.  Laterally asymmetric channel engineering in fully depleted double gate SOI MOSFETs for high performance analog applications , 2004 .

[3]  B. Sorée,et al.  Modeling the single-gate, double-gate, and gate-all-around tunnel field-effect transistor , 2010 .

[4]  Chih-Sheng Chang,et al.  Advanced CMOS technology portfolio for RF IC applications , 2005, IEEE Transactions on Electron Devices.

[5]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[6]  Mark S. Lundstrom,et al.  The ballistic nanotransistor: a simulation study , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[7]  David Esseni,et al.  Essential Physics of the OFF-State Current in Nanoscale MOSFETs and Tunnel FETs , 2015, IEEE Transactions on Electron Devices.

[8]  D. Esseni,et al.  Interface Traps in InAs Nanowire Tunnel-FETs and MOSFETs—Part I: Model Description and Single Trap Analysis in Tunnel-FETs , 2013, IEEE Transactions on Electron Devices.

[9]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[10]  Chandan Kumar Sarkar,et al.  RF and analogue performance investigation of DG tunnel FET , 2013 .

[11]  Antonio Lazaro,et al.  RF and noise performance of double gate and single gate SOI , 2006 .

[12]  R. S. Gupta,et al.  An Investigation of Linearity Performance and Intermodulation Distortion of GME CGT MOSFET for RFIC Design , 2012, IEEE Transactions on Electron Devices.

[13]  Adrian M. Ionescu,et al.  Tunnel FET with non-uniform gate capacitance for improved device and circuit level performance , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[14]  Claudio Fiegna,et al.  Comparative analysis of the RF and noise performance of bulk and single-gate ultra-thin SOI MOSFETs by numerical simulation☆ , 2004 .

[15]  U. Singisetti,et al.  RF Performance and Avalanche Breakdown Analysis of InN Tunnel FETs , 2014, IEEE Transactions on Electron Devices.

[16]  Chandan Kumar Sarkar,et al.  Effect of gate engineering in double-gate MOSFETs for analog/RF applications , 2012, Microelectron. J..

[17]  Manoj Saxena,et al.  Effect of localised charges on nanoscale cylindrical surrounding gate MOSFET: Analog performance and linearity analysis , 2012, Microelectron. Reliab..

[18]  Krishna C. Saraswat,et al.  Optimization of extrinsic source/drain resistance in ultrathin body double-gate FETs , 2003 .

[19]  P. Fay,et al.  Perspectives of TFETs for low power analog ICs , 2012, 2012 IEEE Subthreshold Microelectronics Conference (SubVT).

[20]  Jing Guo,et al.  Computational study of tunneling transistor based on graphene nanoribbon. , 2009, Nano letters.

[21]  Yue Yang,et al.  Tunneling Field-Effect Transistor: Capacitance Components and Modeling , 2010, IEEE Electron Device Letters.

[22]  Byung-Gook Park,et al.  Analyses on Small-Signal Parameters and Radio-Frequency Modeling of Gate-All-Around Tunneling Field-Effect Transistors , 2011, IEEE Transactions on Electron Devices.

[23]  Ru Huang,et al.  Digital-circuit analysis of short-gate tunnel FETs for low-voltage applications , 2011 .

[24]  Michael Niemier,et al.  Analog Circuit Design Using Tunnel-FETs , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  A. Mallik,et al.  Drain-Dependence of Tunnel Field-Effect Transistor Characteristics: The Role of the Channel , 2011, IEEE Transactions on Electron Devices.

[26]  S. Kaya,et al.  Optimization of RF linearity in DG-MOSFETs , 2004, IEEE Electron Device Letters.

[27]  C.K. Sarkar,et al.  Influence of Channel and Gate Engineering on the Analog and RF Performance of DG MOSFETs , 2010, IEEE Transactions on Electron Devices.