System-level functional testing from UML specifications in end-of-production industrial environments

The goal of this research is the study of a methodology to convert design-level specifications of complex embedded systems to system-level functional tests for direct instrumentation; the general context is industrial end-of-production environment (EOP) and the approach uses official and de facto industrial standards (e.g., Unified Modeling Language, UML) and advanced techniques from academic research. The research suggests process guidelines, exploring the generation of the timed test sequences from a UML model, the translation phases, and addressing the problem of timing and environment creation. A case study of a significantly complex application is provided directly from the industrial world thanks to an agreement between Politecnico’s Testgroup and Magneti Marelli Electronic Systems, research and development site of Venaria Reale, an international leader in automotive applications.

[1]  Hassan Gomaa.  Software development of real-time systems , 1986, CACM.

[2]  Bran Selic,et al.  ROOM: an object-oriented methodology for developing real-time systems , 1992, [1992] Proceedings of the Fifth International Workshop on Computer-Aided Software Engineering.

[3]  David Harel,et al.  Executable object modeling with statecharts , 1996, Proceedings of IEEE 18th International Conference on Software Engineering.

[4]  P.-Y. Duval,et al.  Use of statecharts in the modelling of dynamic behaviour in the ATLAS DAQ prototype-1 , 1998 .

[5]  Bran Selic.  Using the object paradigm for distributed real-time systems , 1998, Proceedings First International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC '98).

[6]  Philippe Kruchten,et al.  The Rational Unified Process: An Introduction , 1998 .

[7]  Dieter Hogrefe,et al.  Autolink-a tool for automatic test generation from SDL specifications , 1998, Proceedings. 2nd IEEE Workshop on Industrial Strength Formal Specification Techniques.

[8]  Prasanta K. Bose,et al.  Automated translation of UML models of architectures for verification and simulation using SPIN , 1999, 14th IEEE International Conference on Automated Software Engineering.

[9]  Doo-Hwan Bae,et al.  Test cases generation from UML state diagrams , 1999, IEE Proc. Softw..

[10]  Jeff Offutt,et al.  Generating Test Cases from UML Specifications , 1999 .

[11]  Anil Khatri.  Validation of a patient headache care education system (PHCES) developed from a unified modeling language (UML) domain model , 1999, Proceedings. Twenty-Third Annual International Computer Software and Applications Conference (Cat. No.99CB37032).

[12]  Diego Latella,et al.  Model checking UML Statechart diagrams using JACK , 1999, Proceedings 4th IEEE International Symposium on High-Assurance Systems Engineering.

[13]  Johan Lilius,et al.  vUML: a tool for verifying UML models , 1999, 14th IEEE International Conference on Automated Software Engineering.

[14]  Gjalt G. de Jong,et al.  An incremental specification flow for real time embedded systems (poster paper) , 2000, DATE '00.

[15]  Jeff Offutt,et al.  Analyzing Software Architecture Descriptions to Generate System-level Tests 1 , 2000 .

[16]  A. Jefferson Offutt,et al.  Using UML Collaboration Diagrams for Static Checking and Test Generation , 2000, UML.

[17]  R. Gallant,et al.  Java-prototyping of hardware/software CBS using a behavioral OO model , 2000, Proceedings Seventh IEEE International Conference and Workshop on the Engineering of Computer-Based Systems (ECBS 2000).

[18]  Philippe Kruchten,et al.  The Rational Unified Process: An Introduction, Second Edition , 2000 .

[19]  Henrique M. Dinis Santos,et al.  Modeling industrial embedded systems with UML , 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518).

[20]  P. Krutchen,et al.  The Rational Unified Process: An Introduction , 2000 .

[21]  A. Niemegeers,et al.  An incremental specification flow for real time embedded systems [VDSL modems] , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[22]  José Luis Fernández Alemán,et al.  Can intuition become rigorous? Foundations for UML model verification tools , 2000, Proceedings 11th International Symposium on Software Reliability Engineering. ISSRE 2000.

[23]  Heiko Krumm,et al.  Verification of UML-based real-time system designs by means of cTLA , 2000, Proceedings Third IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC 2000) (Cat. No. PR00607).

[24]  Rajesh K. Gupta,et al.  YAML: a tool for hardware design visualization and capture , 2000, Proceedings 13th International Symposium on System Synthesis.

[25]  Lionel C. Briand,et al.  A UML-Based Approach to System Testing , 2001, UML.

[26]  Alfredo Benso,et al.  Towards a unified test process: from UML to end-of-line functional test , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[27]  Hassan Gomaa,et al.  Designing concurrent, distributed, and real-time applications with UML , 2000, ICSE.

[28]  Alfredo Benso,et al.  Efficient design of system test: a layered architecture , 2002, Proceedings. International Test Conference.