Integrating cache coherence protocols for heterogeneous multiprocessor systems. 1

This systematic methodology maintains cache coherency in a heterogeneous shared-memory multiprocessor system on a chip. It works with any combination of processors that support any invalidation-based protocol, and experiments have demonstrated up to a 51 percent performance improvement, compared to a pure software solution.

[1]  Veljko Milutinovic,et al.  The Cache Coherence Problem in Shared-Memory Multiprocessors: Software Solutions , 1996 .

[2]  Calvin K. Tang.  Cache system design in the tightly coupled multiprocessor system , 1976, AFIPS '76.

[3]  R. Stephenson.  A and V , 1962, The British journal of ophthalmology.

[4]  Jochen A. G. Jess,et al.  PROPHID: a heterogeneous multi-processor architecture for multimedia , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[5]  Hsien-Hsin S. Lee,et al.  Supporting cache coherence in heterogeneous multiprocessor systems , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[6]  Amer Baghdadi,et al.  Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[7]  Anoop Gupta,et al.  Parallel computer architecture - a hardware / software approach , 1998 .

[8]  S. Yoo,et al.  A generic wrapper architecture for multi-processor SoC cosimulation and design , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).

[9]  Pierfrancesco Foglia,et al.  Fine-grain design space exploration for a cartographic SoC multiprocessor , 2003, CARN.

[10]  Vincent J. Mooney,et al.  The System-on-a-Chip Lock Cache , 2004 .

[11]  Hugo De Man,et al.  Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications , 1996, DAC '96.

[12]  E AkgulBilge,et al.  The System-on-a-Chip Lock Cache , 2002 .

[13]  Donatella Sciuto,et al.  Metrics for design space exploration of heterogeneous multiprocessor embedded systems , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[14]  Douglas M. Blough,et al.  Atalanta: A New Multiprocessor RTOS Kernel for System-on-a-Chip Applications , 2002 .