ESD protection design for the 45-V pLDMOS-SCR (p-n-p-arranged) devices with source-discrete distributions
暂无分享,去创建一个
Shen-Li Chen | Yu-Ting Huang | Chih-Hung Yang | Chih-Ying Yen | Kuei-Jyun Chen | Yi-Cih Wu | Jia-Ming Lin
[1] Chun-Yu Lin,et al. Study on the ESD-induced gate-oxide breakdown and the protection solution in 28nm high-k metal-gate CMOS technology , 2015, 2015 IEEE Nanotechnology Materials and Devices Conference (NMDC).
[2] S. Trinh,et al. Multi-finger turn-on circuits and design techniques for enhanced ESD performance and width-scaling , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.
[3] Xiaofeng Fan,et al. A novel low voltage base-modulated SCR ESD device with low latch-up risk , 2009, 2009 31st EOS/ESD Symposium.
[4] Ming-Dou Ker,et al. ESD Protection Design With Stacked High-Holding-Voltage SCR for High-Voltage Pins in a Battery-Monitoring IC , 2016, IEEE Transactions on Electron Devices.
[5] Ming-Dou Ker,et al. Circuit and Layout Co-Design for ESD Protection in Bipolar-CMOS-DMOS (BCD) High-Voltage Process , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] Raj Verma Purakh,et al. 0.18μm BCD technology platform with performance and cost optimized fully isolated LDMOS , 2015, 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC).
[7] Yao-Wen Chang,et al. A non-typical latch-up event on HV ESD protection , 2014, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2014.