Hardware implementation of a Hilbert transformer

Recent approaches in speech signal processing have demonstrated that the use of a Hilbert transformation is better suited for the analysis of speech signals. A study of the gate array implementation of such a transformer is presented. By using parallel processing techniques and the F value method of memory access, an operating speed of 18-19 MHz can be achieved.<<ETX>>