Write Order-Based Garbage Collection Scheme for an LBA Scrambler Integrated SSD

Solid-state drives (SSDs) are rapidly replacing hard disk drives in enterprise data centers due to their higher throughput and reliability. However, the SSD’s random write performance is limited by the NAND flash memories within the SSD, which require garbage collection (GC). To improve the write throughput, a logical block address (LBA) scrambler has been previously proposed. However, there are two issues associated with this solution. First, with the LBA scrambler, SSD throughput actually worsens for some types of workloads, such as prxy_0. Second, a large table size is needed. In this paper, the first problem is solved by a write order (WO)-based GC scheme. In order to choose the victim block, the parameters of valid page ratio, write order, and erase count of the NAND flash blocks are collectively considered according to a new formula. A key advantage of utilizing the relative write order of the blocks is that an internal timer is not needed to monitor the ages of the blocks. Second, a sector bundling scheme is proposed to reduce the table size of the LBA scrambler. Based on the experimental results, with the two proposals, SSD throughput is improved by 2.4 times, and the table size of the LBA scrambler is reduced by 45%.

[1]  Will Akin.  Understanding NAND’s Intrinsic Characteristics Critical Role in Solid State Drive (SSD) Design , 2015, 2015 IEEE International Memory Workshop (IMW).

[2]  Sang Lyul Min,et al.  A space-efficient flash translation layer for CompactFlash systems , 2002, IEEE Trans. Consumer Electron..

[3]  Ken Takeuchi,et al.  x11 performance increase, x6.9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM/MLC NAND SSDs by data fragmentation suppression , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[4]  R. Fowler,et al.  Electron Emission in Intense Electric Fields , 1928 .

[5]  Ilias Iliadis,et al.  Rectifying pitfalls in the performance evaluation of flash solid-state drives , 2014, Perform. Evaluation.

[6]  Benny Van Houdt,et al.  Performance of garbage collection algorithms for flash-based solid state drives with hot/cold data , 2013, Perform. Evaluation.

[7]  Ken Takeuchi,et al.  LBA Scrambler: A NAND Flash Aware Data Management Scheme for High-Performance Solid-State Drives , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Youngjae Kim,et al.  DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings , 2009, ASPLOS.

[9]  Evangelos Eleftheriou,et al.  Write amplification analysis in flash-based solid state drives , 2009, SYSTOR '09.

[10]  Ruei-Chuan Chang,et al.  Cleaning policies in mobile computers using flash memory , 1999, J. Syst. Softw..

[11]  Roberto Bez,et al.  Introduction to flash memory , 2003, Proc. IEEE.

[12]  Piero Olivo,et al.  Flash memory cells-an overview , 1997, Proc. IEEE.

[13]  Rina Panigrahy,et al.  Design Tradeoffs for SSD Performance , 2008, USENIX ATC.

[14]  Ruixuan Li,et al.  CAST: A page-level FTL with compact address mapping and parallel data blocks , 2012, 2012 IEEE 31st International Performance Computing and Communications Conference (IPCCC).

[15]  Hideto Niijima.  Design of a solid-state file using flash EEPROM , 1995, IBM J. Res. Dev..

[16]  Hiroshi Motoda,et al.  A Flash-Memory Based File System , 1995, USENIX.

[17]  Yan Li,et al.  A 56-nm CMOS 99-${\hbox {mm}}^{2} $ 8-Gb Multi-Level NAND Flash Memory With 10-MB/s Program Throughput , 2007, IEEE Journal of Solid-State Circuits.

[18]  Takeuchi Ken,et al.  A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput , 2006 .

[19]  Jeffrey Katcher,et al.  PostMark: A New File System Benchmark , 1997 .

[20]  Ken Takeuchi,et al.  NAND flash aware data management system for high-speed SSDs by garbage collection overhead suppression , 2014, 2014 IEEE 6th International Memory Workshop (IMW).

[21]  K. Takeuchi,et al.  Novel Co-Design of NAND Flash Memory and NAND Flash Controller Circuits for Sub-30 nm Low-Power High-Speed Solid-State Drives (SSD) , 2009, IEEE Journal of Solid-State Circuits.

[22]  Benny Van Houdt,et al.  On the power of asymmetry and memory in flash-based SSD garbage collection , 2016, Perform. Evaluation.

[23]  Xiaodong Zhang,et al.  Understanding intrinsic characteristics and system implications of flash memory based solid state drives , 2009, SIGMETRICS '09.

[24]  Benny Van Houdt,et al.  A mean field model for a class of garbage collection algorithms in flash-based solid state drives , 2013, Queueing Systems.

[25]  Shuhei Tanakamaru,et al.  A Design Strategy of Error-Prediction Low-Density Parity-Check (EP-LDPC) Error-Correcting Code (ECC) and Error-Recovery Schemes for Scaled NAND Flash Memories , 2015, IEICE Trans. Electron..

[26]  Tomoko Ogura Iwasaki,et al.  3X Faster Speed Solid-State Drive with a Write Order Based Garbage Collection Scheme , 2015, 2015 IEEE International Memory Workshop (IMW).

[27]  Peter Desnoyers,et al.  Analytic Models of SSD Write Performance , 2014, TOS.

[28]  Mendel Rosenblum,et al.  The design and implementation of a log-structured file system , 1991, SOSP '91.