FPGA based accelerated orientation calculation in SIFT using luts

This paper presents a field programmable gate array (FPGA) based accelerated hardware architecture for Orientation Calculation in Scale Invariant Feature Transform (SIFT) for real time image registration. The orientation calculation part identifies the major orientations of feature points and helps in making the features invariant to rotational changes. This system is able to detect features upto 30 frames per second for an image of 320 × 256 pixels and provide a significant speedup at least one order of magnitude better than a PC based solution, with no significant increase in hardware costs.

[1]  Luc Van Gool,et al.  SURF: Speeded Up Robust Features , 2006, ECCV.

[2]  George A. Constantinides,et al.  A Parallel Hardware Architecture for Scale and Rotation Invariant Feature Detection , 2008, IEEE Transactions on Circuits and Systems for Video Technology.

[3]  Matthijs C. Dorst.  Distinctive Image Features from Scale-Invariant Keypoints , 2011 .

[4]  Wenquan Feng,et al.  An architecture of optimised SIFT feature detection for an FPGA implementation of an image matcher , 2009, 2009 International Conference on Field-Programmable Technology.

[5]  Gee-Sern Hsu,et al.  Real-time 3-D object recognition using Scale Invariant Feature Transform and stereo vision , 2000, 2009 4th International Conference on Autonomous Robots and Agents.

[6]  Horst Bischof,et al.  Fast Approximated SIFT , 2006, ACCV.