Diagnosis of transition fault clusters

When multiple defects are present in a chip, the defects may be distributed randomly, or clustered in certain areas. When a large number of defects are clustered in an area, the possibility that their effects will interact is stronger than when they are fewer and further apart. This paper demonstrates that this reduces the accuracy of fault diagnosis based on single faults. Specifically, with the same diagnosis procedure based on single faults and the same number of faults injected into a circuit, random subsets of transition faults are easier to diagnose than clusters. The paper also develops a fault diagnosis procedure based on single faults that provides more accurate results for large clusters. The procedure considers limited numbers of double transition faults in order to obtain better matches for the cluster being diagnosed.

[1]  Hiroshi Takahashi,et al.  Efficiency improvements for multiple fault diagnosis of combinational circuits , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[2]  Patrick Girard,et al.  A novel approach to delay-fault diagnosis , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[3]  R. D. Blanton,et al.  Diagnosis of arbitrary defects using neighborhood function extraction , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[4]  Hans-Joachim Wunderlich,et al.  Adaptive Debug and Diagnosis Without Fault Dictionaries , 2009, J. Electron. Test..

[5]  Nur A. Touba,et al.  Adaptive techniques for improving delay fault diagnosis , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[6]  R. D. Blanton,et al.  Multiple defect diagnosis using no assumptions on failing pattern characteristics , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[7]  Irith Pomeranz,et al.  Defect diagnosis based on pattern-dependent stuck-at faults , 2004, 17th International Conference on VLSI Design. Proceedings..

[8]  Andrzej J. Strojwas,et al.  A diagnosability metric for parametric path delay faults , 1996, Proceedings of 14th VLSI Test Symposium.

[9]  John J. Shedletsky,et al.  An Experimental Delay Test Generator for LSI Logic , 1980, IEEE Transactions on Computers.

[10]  Ying-Yen Chen,et al.  Diagnosis framework for locating failed segments of path delay faults , 2005, IEEE International Conference on Test, 2005..

[11]  Melvin A. Breuer,et al.  Multiple Fault Diagnosis in Combinational Circuits Based on an Effect-Cause Analysis , 1980, IEEE Transactions on Computers.

[12]  Janusz Rajski,et al.  A method of fault analysis for test generation and fault diagnosis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Tracy Larrabee,et al.  Probabilistic mixed-model fault diagnosis , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[14]  Leendert M. Huisman,et al.  Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[15]  Andreas G. Veneris,et al.  Incremental fault diagnosis , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Sandeep K. Gupta,et al.  A new path-oriented effect-cause methodology to diagnose delay failures , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[17]  Malgorzata Marek-Sadowska,et al.  Timing-Aware Multiple-Delay-Fault Diagnosis , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[18]  Srikanth Venkataraman,et al.  POIROT: a logic fault diagnosis tool and its applications , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[19]  R. D. Blanton,et al.  An Effective and Flexible Multiple Defect Diagnosis Methodology Using Error Propagation Analysis , 2008, 2008 IEEE International Test Conference.

[20]  Malgorzata Marek-Sadowska,et al.  Multiple fault diagnosis using n-detection tests , 2003, Proceedings 21st International Conference on Computer Design.