Efficient systolic implementation of fixed-point state-space digital filter

We present an efficient systolic implementation for N-order state-space IIR digital filters. The proposed systolic architecture provides an excellent performance in terms of area and speed. A comparison between the suggested systolic architecture and two other conventional architectures is also presented.<<ETX>>