论文信息 - A parallel trimming method of offset reduction for comparators and amplifiers

A parallel trimming method of offset reduction for comparators and amplifiers

In this work, we have proposed a parallel trimming method for analogue circuits based on a tunnel analogue memory in CMOS standard technology. This method can be used to trim simultaneously a large number of circuits with a global control of trimming and a local control of charge injection automatically. The experimental results show that this parallel trimming is efficient and exploitable for CMOS standard technology.<<ETX>>

Francis J. Devos | Ming Zhang | Yang Ni | Jean-François Pône

[1] Randy L. Shimabukuro,et al. Dual-polarity nonvolatile MOS analogue memory (MAM) cell for neural-type circuitry , 1988 .

[2] Ming Zhang,et al. Trimming CMOS smart imager with tunnel-effect nonvolatile analogue memory , 1993 .

[3] M.A. Brooke,et al. A floating-gate MOSFET with tunneling injector fabricated using a standard double-polysilicon CMOS process , 1991, IEEE Electron Device Letters.

[4] Phillip E Allen,et al. CMOS Analog Circuit Design , 1987 .

[5] L. Carley,et al. Trimming analog circuits using floating-gate analog MOS memory , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[6] Carver Mead,et al. Analog VLSI and neural systems , 1989 .

[7] J. H. Atherton,et al. An offset reduction technique for use with CMOS integrated comparators and amplifiers , 1992 .