Low parasitic inductance multi-chip SiC devices packaging technology

This paper presents a novel packaging structure which employs stacked substrate and flexible printed circuit board (PCB) to obtain very low parasitic inductance and hence feature high switching speed SiC power devices. A half-bridge module aimed at blocking voltage up to 2.5kV has been designed to accommodate 8 SiC JFETs and 4 SiC diodes. Electromagnetic simulation results reveal extremely low inductance values of the major loops. Then the prototyping of the designed package including the assembly process, all the electrical test to evaluate the electrical performance are presented.

[1]  Bassem Mouawad,et al.  Direct Copper Bonding for Power Interconnects: Design, Manufacturing, and Test , 2015, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[2]  P.O. Jeannin,et al.  Study and realization of a low force 3D press-pack power module , 2008, 2008 IEEE Power Electronics Specialists Conference.

[3]  Xu Yang,et al.  A Hybrid Integrated Power Electronic Module Based On Pressure Contact Technology , 2006 .

[4]  C. Buttay,et al.  Application of the Spark Plasma Sintering Technique to Low-Temperature Copper Bonding , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[5]  J.G. Bai,et al.  Three-dimensional packaging for power semiconductor devices and modules , 2005, IEEE Transactions on Advanced Packaging.

[6]  A. Ostmann,et al.  Packaging Very Fast Switching Semiconductors , 2014 .

[7]  Bassem Mouawad,et al.  Low inductance 2.5kV packaging technology for SiC switches , 2016 .

[8]  P. Evans,et al.  Integrated High Power Modules , 2012, 2012 7th International Conference on Integrated Power Electronics Systems (CIPS).