Enhancement-mode GaN double-channel MOS-HEMT with low on-resistance and robust gate recess

An enhancement-mode GaN double-channel MOS-HEMT (DC-MOS-HEMT) was fabricated on a double-channel heterostructure, which features a 1.5-nm AlN layer (AlN-ISL) inserted 6 nm below the conventional barrier/GaN hetero-interface, forming a lower channel at the interface between AlN-ISL and the underlying GaN. With the gate recess terminated at the upper GaN channel layer, a positive threshold voltage is obtained, while the lower channel retains its high 2DEG mobility as the heterojunction is preserved. The fabricated device delivers a small on-resistance, large current, high breakdown voltage, and sharp subthreshold swing. The large tolerance for gate recess depth is also confirmed by both simulation and experiment.

[1]  Baoshun Zhang,et al.  GaN-Based Metal-Insulator-Semiconductor High-Electron-Mobility Transistors Using Low-Pressure Chemical Vapor Deposition SiNx as Gate Dielectric , 2015, IEEE Electron Device Letters.

[2]  Kevin J. Chen,et al.  Al2O3/AlN/GaN MOS-Channel-HEMTs With an AlN Interfacial Layer , 2014, IEEE Electron Device Letters.

[3]  Yilong Hao,et al.  High-Performance Normally-Off ${\rm Al}_{2}{\rm O}_{3}/{\rm GaN}$ MOSFET Using a Wet Etching-Based Gate Recess Technique , 2013, IEEE Electron Device Letters.

[4]  B. Lu,et al.  An Etch-Stop Barrier Structure for GaN High-Electron-Mobility Transistors , 2013, IEEE Electron Device Letters.

[5]  S. Yoshida,et al.  Enhancement-mode gan hybrid mos-hemts with ron,sp of 20 mω-cm2 , 2008, 2008 20th International Symposium on Power Semiconductor Devices and IC's.

[6]  Kevin J. Chen,et al.  Thermally Stable Enhancement-Mode GaN Metal-Isolator-Semiconductor High-Electron-Mobility Transistor With Partially Recessed Fluorine-Implanted Barrier , 2015, IEEE Electron Device Letters.

[7]  T. Oka,et al.  AlGaN/GaN Recessed MIS-Gate HFET With High-Threshold-Voltage Normally-Off Operation for Power Electronics Applications , 2008, IEEE Electron Device Letters.

[8]  W. Sul,et al.  Influence of Guard-Ring Structure on the Dark Count Rates of Silicon Photomultipliers , 2013, IEEE Electron Device Letters.

[9]  Cheng Liu,et al.  High-Voltage (600-V) Low-Leakage Low-Current-Collapse AlGaN/GaN HEMTs with AlN/SiNx Passivation , 2013, IEEE Electron Device Letters.

[10]  Sen Huang,et al.  Mapping of interface traps in high-performance Al2O3/AlGaN/GaN MIS-heterostructures using frequency- and temperature-dependent C-V techniques , 2013, 2013 IEEE International Electron Devices Meeting.

[11]  Shu Yang,et al.  High-Quality Interface in ${\rm Al}_{2}{\rm O}_{3}/{\rm GaN}/{\rm GaN}/{\rm AlGaN}/{\rm GaN}$ MIS Structures With In Situ Pre-Gate Plasma Nitridation , 2013, IEEE Electron Device Letters.