Digital techniques for integrated frequency synthesizers: A tutorial

Frequency synthesizers are essential components of modern, integrated wireless transceivers. Traditional analog and mixed-signal circuit design techniques are proving ineffective in achieving the challenging performance demands placed on these synthesizers, particularly in very fine fabrication technologies. Digital-intensive architectures and related digital signal processing techniques offer a robust, scalable alternative. A tutorial of the basic problems with frequency synthesizers, and a slew of recent digital techniques devoted to improving their performance, is presented.

[1]  Sudhakar Pamarti,et al.  Statistics of the Quantization Noise in 1-Bit Dithered Single-Quantizer Digital Delta–Sigma Modulators , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[3]  B. Miller,et al.  A multiple modulator fractional divider , 1991 .

[4]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[5]  F.F. Dai,et al.  A multiband /spl Delta//spl Sigma/ fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC , 2005, IEEE Journal of Solid-State Circuits.

[6]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[7]  Lars C. Jansson,et al.  A wideband 2.4-GHz delta-sigma fractional-NPLL with 1-Mb/s in-loop modulation , 2004, IEEE Journal of Solid-State Circuits.

[8]  Ian Galton,et al.  A Wide-Bandwidth 2.4 GHz ISM Band Fractional-$N$ PLL With Adaptive Phase Noise Cancellation , 2007, IEEE Journal of Solid-State Circuits.

[9]  F. Dai,et al.  A Multiband Fractional-N Frequency Synthesizer for a MIMO WLAN Transceiver RFIC , 2005 .

[10]  Chun-Huat Heng,et al.  A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO , 2003 .

[11]  H. Samueli,et al.  A 150-MHz Direct Digital Frequency Synthesizer In 1.25/spl mu/m CMOS With -90dBc Spurious Performance , 1991 .

[12]  Ian Galton,et al.  Necessary and sufficient conditions for mismatch shaping in a general class of multibit DACs , 2002 .

[13]  Chun-Huat Heng,et al.  A 1.8 GHz CMOS fractional-N frequency synthesizer with randomized multi-phase VCO , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[14]  Ian Galton,et al.  Spurious -Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[15]  Matthew Z. Straayer,et al.  A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, IEEE Journal of Solid-State Circuits.

[16]  R. Castello,et al.  A 3MHz Bandwidth Low Noise RF All Digital PLL with 12ps Resolution Time to Digital Converter , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[17]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[18]  G. C. Gillette,et al.  Digiphase Synthesizer , 1969 .

[19]  Sudhakar Pamarti,et al.  LSB Dithering in MASH Delta–Sigma D/A Converters , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  K.J. Wang,et al.  Spurious Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4 GHz Fractional-N PLL , 2008, IEEE Journal of Solid-State Circuits.

[21]  Matthew Z. Straayer,et al.  A Low-Noise, Wide-BW 3.6GHz Digital ΔΣ Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[22]  A. Molnar,et al.  A single-chip quad-band (850/900/1800/1900 MHz) direct-conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[23]  M. Steyaert,et al.  A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800 , 2002, IEEE J. Solid State Circuits.

[24]  Siamak Delshadpour,et al.  A Spur Elimination Technique for Phase Interpolation-Based Fractional-$N$ PLLs , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.