SAT based multi-net rip-up-and-reroute for manufacturing hotspot removal

Manufacturing hotspots are the layout patterns which cause excessive difficulties to manufacturing process. Design rules are effective at handling sizing/spacing induced hotspots, but are inadequate at dealing with topological hotspots. In wire routings, existing approaches often remove the hotspots through iteratively ripping up and rerouting one net at a time guided by litho-simulations. This procedure can be very time-consuming because litho-simulation is typically very slow and the rerouting may result in new hotspots due to its heuristic nature. In this paper, we propose a new approach for improving the efficiency of hotspot removal. In our approach, multiple nets in each hotspot region are simultaneously ripped up and rerouted based on Boolean satisfiability (SAT). The hotspot patterns, which are described and stored in a pre-built library, are forbidden to appear in the reroute through SAT constraints. Since multiple nets are simultaneously processed and SAT can guarantee to find a feasible solution if it exists, our approach can greatly accelerate the convergence on manufacturability. Experimental results on benchmark circuits show that our approach can remove over 90% of the hotspots in less than one minute on circuits with more than 20K nets and hundreds of hotspots.

[1]  Puneet Gupta,et al.  Detailed placement for improved depth of focus and CD control , 2005, ASP-DAC.

[2]  Li-Da Huang,et al.  Optical proximity correction (OPC): friendly maze routing , 2004, DAC.

[3]  Kun Yuan,et al.  ELIAD: Efficient lithography aware detailed router with compact post-OPC printability prediction , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[4]  Ting-Chi Wang,et al.  Maze routing with OPC consideration , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[5]  E. McCluskey Minimization of Boolean functions , 1956 .

[6]  Sharad Malik,et al.  New Features of the SAT ’ 04 versions of zChaff Zhaohui , 2004 .

[7]  Brian Taylor,et al.  Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[8]  Yici Cai,et al.  Efficient Process-Hotspot Detection Using Range Pattern Matching , 2006, IEEE/ACM International Conference on Computer-Aided Design.

[9]  Yici Cai,et al.  Congestion-driven W-shape multilevel full-chip routing framework , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[10]  Shiyan Hu,et al.  Pattern sensitive placement for manufacturability , 2007, ISPD '07.

[11]  Rob A. Rutenbar,et al.  A New FPGA Detailed Routing Approach Via , 2002 .

[12]  Sao-Jie Chen,et al.  An Automatic Optical Simulation-Based Lithography Hotspot Fix Flow for Post-Route Optimization , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.