On-line fault detection for bus-based field programmable gate arrays

We introduce a technique for on-line built-in self-testing (BIST) of bus-based field programmable gate arrays (FPGAs). This system detects deviations from the intended functionality of an FPGA without using special-purpose hardware, hardware external to the device, and without interrupting system operation. Such a system would be useful for mission-critical applications with resource constraints. The system solves these problems through an on-line fault scanning methodology. A device's internal resources are configured to test for faults. Testing scans across an FPGA, checking a section at a time. Simulation on a model FPGA supports the viability and effectiveness of such a system.

[1]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[2]  Hideo Fujiwara,et al.  A test methodology for interconnect structures of LUT-based FPGAs , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).

[3]  Andrew M. Tyrrell,et al.  The yield enhancement of field-programmable gate arrays , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Fabrizio Lombardi,et al.  A row-based FPGA for single and multiple stuck-at fault detection , 1995, Proceedings of International Workshop on Defect and Fault Tolerance in VLSI.

[5]  K. W. Bernhardt.  Advanced technologies for a command and data handling subsystem in a "better, faster, cheaper" environment , 1995, Proceedings of 14th Digital Avionics Systems Conference.

[6]  Karl N. Levitt,et al.  A study of the data commutation problems in a self-repairable multiprocessor , 1899, AFIPS '68 (Spring).

[7]  Robert S. Swarz,et al.  Reliable Computer Systems: Design and Evaluation , 1992 .

[8]  Peter A. Ivey,et al.  Defect tolerant SRAM based FPGAs , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[9]  John P. Hayes.  On Modifying Logic Networks to Improve Their Diagnosability , 1974, IEEE Transactions on Computers.

[10]  Kaushik Roy,et al.  On Channel Architecture and Routability for FPGAs Under Faulty Conditions , 1994, FPL.

[11]  G. M. Swift,et al.  An experimental survey of heavy ion induced dielectric rupture in Actel field programmable gate arrays (FPGAs) , 1995 .

[12]  Vishwani D. Agrawal,et al.  A Tutorial on Built-in Self-Test. I. Principles , 1993, IEEE Des. Test Comput..

[13]  Jonathan Rose,et al.  Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency , 1990 .

[14]  Magdy S. Abadir,et al.  Functional Testing of Semiconductor Random Access Memories , 1983, CSUR.

[15]  Vishwani D. Agrawal,et al.  A Tutorial on Built-In Self-Test, Part 2: Applications , 1993, IEEE Des. Test Comput..

[16]  Mariagiovanna Sami,et al.  KITE: a behavioural approach to fault-tolerance in FPGA-based systems , 1996, Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[17]  Miodrag Potkonjak,et al.  Low overhead fault-tolerant FPGA systems , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[18]  Ping Chen,et al.  Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.

[19]  Steven Trimberger,et al.  Architecture issues and solutions for a high-capacity FPGA , 1997, FPGA '97.

[20]  Shantanu Dutt,et al.  Node-covering based defect and fault tolerance methods for increased yield in FPGAs , 1996, Proceedings of 9th International Conference on VLSI Design.

[21]  Fabrizio Lombardi,et al.  An approach for testing programmable/configurable field programmable gate arrays , 1996, Proceedings of 14th VLSI Test Symposium.

[22]  Hideo Fujiwara,et al.  Universal test complexity of field-programmable gate arrays , 1995, Proceedings of the Fourth Asian Test Symposium.

[23]  Kaushik Roy,et al.  On Routability for FPGAs under Faulty Conditions , 1995, IEEE Trans. Computers.

[24]  James L. Walsh,et al.  Field testing for cosmic ray soft errors in semiconductor memories , 1996, IBM J. Res. Dev..

[25]  Cheryl J. Dale,et al.  Single event effect proton and heavy ion test results for candidate spacecraft electronics , 1994, Workshop Record. 1994 IEEE Radiation Effects Data Workshop.

[26]  K. A. Kwiat,et al.  Effects of technology mapping on fault-detection coverage in reprogrammable FPGAs , 1995 .

[27]  Rajani Cuddapah,et al.  Reconfigurable Logic for Fault-Tolerance , 1995, FPL.

[28]  William P. Marnane,et al.  Incoming inspection of FPGA's , 1993, Proceedings ETC 93 Third European Test Conference.