On the Design of RNS Reverse Converters for the Four-Moduli Set ${\bf\{2^{\mmb n}+1, 2^{\mmb n}-1, 2^{\mmb n}, 2^{{\mmb n}+1}+1\}}$
暂无分享,去创建一个
[1] Chip-Hong Chang,et al. Radix-8 Booth Encoded Modulo $2 ^{n} -1$ Multipliers With Adaptive Delay for High Dynamic Range Residue Number System , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[2] Richard Conway,et al. New CRT-Based RNS Converter Using Restricted Moduli Set , 2003, IEEE Trans. Computers.
[3] A. L. Narasimha Reddy,et al. An Implementation of Mixed-Radix Conversion for Residue Number Applications , 1986, IEEE Transactions on Computers.
[4] D. Bakalis,et al. Shifter circuits for {2n+1, 2n, 2n−1} RNS , 2009 .
[5] Thanos Stouraitis,et al. Large Dynamic Range RNS Systems and their Residue to Binary converters , 2007, J. Circuits Syst. Comput..
[6] Haridimos T. Vergos,et al. High-Speed Parallel-Prefix Modulo 2n-1 Adders , 2000, IEEE Trans. Computers.
[7] Leonel Sousa,et al. Elliptic Curve point multiplication on GPUs , 2010, ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors.
[8] P. V. Ananda Mohan,et al. RNS-to-Binary Converters for Two Four-Moduli Sets $\{2^{n}-1,2^{n},2^{n}+1,2^{{n}+1}-1\}$ and $\{2^{n}-1,2^{n},2^{n}+1,2^{{n}+1}+1\}$ , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] Christopher S. Wallace,et al. A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..
[10] Chip-Hong Chang,et al. A Residue-to-Binary Converter for a New Five-Moduli Set , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[11] Çetin Kaya Koç,et al. A less recursive variant of Karatsuba-Ofman algorithm for multiplying operands of size a power of two , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.
[12] Keivan Navi,et al. How to Teach Residue Number System to Computer Scientists and Engineers , 2011, IEEE Transactions on Education.
[13] Vassilis Paliouras,et al. A Low-Complexity High-Radix RNS Multiplier , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[14] Thambipillai Srikanthan,et al. A reverse converter for the 4-moduli superset {2/sup n/-1, 2/sup n/, 2/sup n/+1, 2/sup n+1/+1} , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).
[15] A. Benjamin Premkumar,et al. A Memoryless Reverse Converter for the 4-Moduli Superset {2n-1, 2n, 2n+1, 2n+1-1} , 2000, J. Circuits Syst. Comput..
[16] L. Sousa,et al. A universal architecture for designing efficient modulo 2/sup n/+1 multipliers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.