论文信息 - The expandable split window paradigm for exploiting fine-grain parallelsim

The expandable split window paradigm for exploiting fine-grain parallelsim

We propose a new processing paradigm, called the Expandable Split Window (ESW) paradigm, for exploiting fine-grain parallelism. This paradigm considers a window of instructions (possibly having dep...

FranklinManoj | S SohiGurindar | S. SohiGurindar

[1] Gurindar S. Sohi,et al. High-bandwidth data memory systems for superscalar processors , 1991, ASPLOS IV.

[2] Andrew R. Pleszkun,et al. Implementing Precise Interrupts in Pipelined Processors , 1988, IEEE Trans. Computers.

[3] Todd M. Austin,et al. Dynamic dependency analysis of ordinary programs , 1992, ISCA '92.

[4] N. Irie,et al. SIMP (Single Instruction stream/Multiple instruction Pipelining): a novel high-speed single-processor architecture , 1989, ISCA '89.

[5] D.R. Kaeli,et al. Branch history table prediction of moving target branches due to subroutine returns , 1991, [1991] Proceedings. The 18th Annual International Symposium on Computer Architecture.

[6] P ColwellRobert,et al. A VLIW architecture for a trace scheduling compiler , 1987 .

[7] David W. Wall,et al. Limits of instruction-level parallelism , 1991, ASPLOS IV.

[8] Richard R. Oehler,et al. IBM RISC System/6000 Processor Architecture , 1990, IBM J. Res. Dev..

[9] R. S. Nikhil. Can dataflow subsume von Neumann computing? , 1989, ISCA '89.

[10] Michael Shebanow,et al. Single instruction stream parallelism is greater than two , 1991, ISCA '91.

[11] R. M. Tomasulo,et al. An efficient algorithm for exploiting multiple arithmetic units , 1995 .

[12] Yale N. Patt,et al. HPS, a new microarchitecture: rationale and introduction , 1985, MICRO 18.

[13] Kenneth R. Traub,et al. Multithreading: a revisionist view of dataflow architectures , 1991, ISCA '91.