SET fault injection methods in analog circuits: case study

Fault injection techniques have been proposed recently to early analyze the dependability characteristics of analog circuits. **The aim of this paper is to compare SPICE level and high level analyses for SET-like faults injections on a PLL mixed analog-digital circuit. Advantages and drawbacks will be discussed, as well as the accuracy of the high level modeling with respect to low level effects of transients due for example to energetic particle hits.

[1]  Marco Ottavi,et al.  Bit flip injection in processor-based architectures: a case study , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[2]  Lorena Anghel,et al.  Phase-locked loop automatic layout generation and transient fault injection analysis: a case study , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[3]  Bogdan M. Wilamowski,et al.  A radiation-hard phase-locked loop , 2003, 2003 IEEE International Symposium on Industrial Electronics ( Cat. No.03TH8692).

[4]  Massimo Violante,et al.  Exploiting FPGA-based techniques for fault injection campaigns on VLSI circuits , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[5]  Régis Leveugle.  Fault injection in VHDL descriptions and emulation , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[6]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[7]  Régis Leveugle,et al.  Multi-Level Fault Injections in VHDL Descriptions: Alternative Approaches and Experiments , 2003, J. Electron. Test..

[8]  Johan Karlsson,et al.  Fault injection into VHDL models: the MEFISTO tool , 1994 .

[9]  Bernie Mulgrew,et al.  IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems , 1998 .

[10]  Pedro J. Gil,et al.  Comparison and application of different VHDL-based fault injection techniques , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[11]  Israel Koren,et al.  Reliability enhancement of analog-to-digital converters (ADCs) , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[12]  Régis Leveugle,et al.  Early SEU fault injection in digital, analog and mixed signal circuits: a global flow , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[13]  Giovanni Squillero,et al.  New techniques for speeding-up fault-injection campaigns , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[14]  Régis Leveugle.  Automatic modifications of high level VHDL descriptions for fault detection or tolerance , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[15]  Alexandre M. Amory,et al.  Estimating Circuit Fault-Tolerance by Means of Transient-Fault Injection in VHDL , 2000, IOLTW.