A database and data analysis strategy is proposed for multi-designer test chips that involve a wide array of different test structures aimed at process characterization. The database described in this paper has been custom built for the multi-student FLCC testchip that has six contributing students and over 15,000 individually probably transistors/test structures. It has an interface with the Parametric Yield Simulator (PYS) that drives simulation parameters and automatically populates the database with simulation results of each test structure at the specified process conditions. A well-designed database forces structure into measurement and design related data, but includes enough flexibility as to adapt to different types of test structures and experiments. The database is split into four separate sections that store description of test structures, simulated results, experiment results, and process conditions. All data is centrally located and web accessible for easy access from any computer with Internet access. Simulation results can be uploaded from the server running the PYS, experimental results can be uploaded directly from the lab and data can be compared and queried by all users of the database. Data analysis strategies can be compared and reused as queries and data analysis results can be shared among users through the website. Queries can be saved, loaded, rated, and reused, so even novice SQL users can utilize advanced queries. Advanced queries form the basis of a strategy that first identifies good process monitors based on simulation results and then uses them to extract process conditions from electrical measurements via an iterative process. This paper describes strategies that can be used to help facilitate collaboration and hence leverage the benefits of combining multiple sets of test structures from different designers on one chip.
[1]
Gong Chen,et al.
Feature integrity monitoring for process control using a CD SEM
,
2000,
Advanced Lithography.
[2]
Costas J. Spanos,et al.
Modeling within-die spatial correlation effects for process-design co-optimization
,
2005,
Sixth international symposium on quality electronic design (isqed'05).
[3]
Garth Robins,et al.
Are pattern and probe aberration monitors ready for prime time?
,
2004,
SPIE Advanced Lithography.
[4]
B. Wagner,et al.
Process window and device variations evaluation using array-based characterization circuits
,
2006,
7th International Symposium on Quality Electronic Design (ISQED'06).
[5]
Qingguo Liu,et al.
Transistor-based electrical test structures for lithography and process characterization
,
2007,
SPIE Advanced Lithography.
[6]
M.B. Ketchen,et al.
Ring oscillators for CMOS process tuning and variability control
,
2006,
IEEE Transactions on Semiconductor Manufacturing.
[7]
Costas J. Spanos,et al.
Comprehensive CD uniformity control across lithography and etch
,
2005,
SPIE Advanced Lithography.
[8]
Liang-Teck Pang,et al.
Impact of Layout on 90nm CMOS Process Parameter Fluctuations
,
2006,
2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..