Invasive Computing for Mapping Parallel Programs to Many-Core Architectures Conclusions and Future Work

[1]  Howard Jay Siegel,et al.  OE+IOE: A novel turn model based fault tolerant routing scheme for networks-on-chip , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[2]  Michael Glaß,et al.  Automatic operating point distillation for hybrid mapping methodologies , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[3]  Jürgen Teich,et al.  Design Methodology and Run-Time Management for Predictable Many-Core Systems , 2015, 2015 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops.

[4]  Jürgen Teich,et al.  Fault-tolerant communication in invasive networks on chip , 2015, 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[5]  Jürgen Teich,et al.  Symmetry-Eliminating Design Space Exploration for Hybrid Application Mapping on Many-Core Architectures , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Jürgen Teich,et al.  Providing fault tolerance through invasive computing , 2016, it Inf. Technol..

[7]  Ahmad Patooghy,et al.  XYX: A Power & Performance Efficient Fault-Tolerant Routing Algorithm for Network on Chip , 2009, 2009 17th Euromicro International Conference on Parallel, Distributed and Network-based Processing.