Can trace-driven simulators accurately predict superscalar performance?
暂无分享,去创建一个
[1] Trung A. Diep,et al. Performance evaluation of the PowerPC 620 microarchitecture , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[2] Andrew Wolfe,et al. Two-ported cache alternatives for superscalar processors , 1993, MICRO 1993.
[3] Thomas Thomas,et al. The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor , 1995, Digest of Papers. COMPCON'95. Technologies for the Information Superhighway.
[4] S. Peter Song,et al. The PowerPC 604 RISC microprocessor. , 1994, IEEE Micro.
[5] Keith Diefendorff,et al. The PowerPC user instruction set architecture , 1994, IEEE Micro.
[6] Trung A. Diep,et al. VMW: A Visualization-Based Microarchitecture Workbench , 1995, Computer.
[7] Gregory F. Grohoski,et al. Machine Organization of the IBM RISC System/6000 Processor , 1990, IBM J. Res. Dev..
[8] Trung A. Diep,et al. EXPLORER: a retargetable and visualization-based trace-driven simulator for superscalar processors , 1993, MICRO.
[9] Trung A. Diep,et al. EXPLORER: a retargetable and visualization-based trace-driven simulator for superscalar processors , 1993, MICRO 1993.
[10] Louise Trevillyan,et al. Representative traces for processor models with infinite cache , 1996, Proceedings. Second International Symposium on High-Performance Computer Architecture.
[11] P. Bannon,et al. Internal architecture of Alpha 21164 microprocessor , 1995, Digest of Papers. COMPCON'95. Technologies for the Information Superhighway.