A framework for design of multivalued logic functions and its application using CMOS ternary switches

Two important problems in implementing multi-valued logic (MVL) as compared to binary logic (BL) are the lack of an efficient logic minimization technique and larger chip area and power consumption for realizing an MVL function. In this paper, a new theory for the implementation of MVL is proposed in an attempt to address these problems. In the proposed theory, an MVL function is decomposed into a set of subfunctions that can be efficiently realized using switches that are multivalued-in-nature. Each switch consists of a group of more elementary switches, called subswitches. A complete set of algebraic operators and relations are presented to facilitate the construction of the switches from a set of subswitches. The proposed algebra can be used to minimize the number of subswitches required for each switch in a function realization. Application of the proposed theory to implementing a ternary logic (TL) truth table is illustrated which is expected to encourage further investigation into exploring the possibility of using TL as a competitor to BL. The realization of subswitches is done using CMOS transistors that has potential for a VLSI implementation which can have a small chip area and consume low power.

[1]  Chung-Len Lee,et al.  Synthesis of multi-variable MVL functions using hybrid mode CMOS logic , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).

[2]  Chung-Yu Wu,et al.  Design and application of pipelined dynamic CMOS ternary logic and simple ternary differential logic , 1993 .

[3]  Keivan Navi,et al.  CML current mode full adders for 2.5-V power supply , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).

[4]  Anthony S. Wojcik,et al.  Modular Decomposition of Combinational Multiple-Valued Circuits , 1988, IEEE Trans. Computers.

[5]  X. Wu,et al.  CMOS ternary flip-flops and their applications , 1988 .

[6]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[7]  David C. Rine,et al.  Computer science and multiple-valued logic : theory and applications , 1977 .

[8]  Donald D. Givone,et al.  A Minimization Technique for Multiple-Valued Logic Systems , 1968, IEEE Transactions on Computers.

[9]  K. Wayne Current,et al.  Quaternary multiplier circuit , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).

[10]  A. Jain,et al.  CMOS multiple-valued logic design. I. Circuit implementation , 1993 .

[11]  Majid A. H. Abdul-Karim,et al.  CMOS J-K triflop , 1985 .

[12]  R. J. Bolton,et al.  CMOS multiple-valued logic design. II. Function realization , 1993 .

[13]  John P. Hayes.  Fault Modeling for Digital MOS Integrated Circuits , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  K. W. Current.  Multiple valued logic: current-mode CMOS circuits , 1993, [1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic.

[15]  H. T. Mouftah,et al.  Depletion/enhancement CMOS for a lower power family of three-valued logic circuits , 1985 .

[16]  X. Wu,et al.  CMOS ternary logic circuits , 1990 .