A logic for synthesis design