Architecture/Compiler Synergism in GaAs Computer Systems

In this article the authors describe an approach to computer system design that we feel is very attractive for GaAs technology. The strategy involves the use of a single-chip GaAs processor, an increased role for the compiler, and an aggressive migration of functions from hardware to the compiler. In fact, the authors believe that the advantages of GaAs technology cannot be fully exploited without further developments in compiler technology. This article follows previous papers on GaAs processor design and GaAs system design, and completes our overview of GaAs technology-based computer system design.

[1]  Donald J. Hatfield,et al.  Program Restructuring for Virtual Memory , 1971, IBM Syst. J..

[2]  Peter J. Denning,et al.  On modeling program behavior , 1972, AFIPS '72 (Spring).

[3]  Norman P. Jouppi,et al.  Design of a high performance VLSI processor , 1983 .

[4]  T. Terada,et al.  A 42ps 2K-gate GaAs gate array , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Philip J. Fleming,et al.  How not to lie with statistics: the correct way to summarize benchmark results , 1986, CACM.

[6]  J. E. Thornton,et al.  Parallel operation in the control data 6600 , 1964, AFIPS '64 (Fall, part II).

[7]  G. Nuzillat,et al.  GaAs MESFET ICs for gigabit logic applications , 1982 .

[8]  Veljko M. Milutinovic,et al.  Issues of Importance in Designing GaAs Microcomputer Systems , 1986, Computer.

[9]  Barry Kent Gilbert.  DESIGN AND PERFORMANCE TRADE OFFS IN THE USE OF SI VLSI AND GALLIUM ARSENIDE IN HIGH CLOCKRATE SIGNAL PROCESSORS. , 1984 .

[10]  Alan Jay Smith,et al.  Sequential Program Prefetching in Memory Hierarchies , 1978, Computer.

[11]  David A. Patterson,et al.  Reduced instruction set computers , 1985, CACM.

[12]  James E. Thomton,et al.  Parallel Operation in the Control Data 6600 , 1899 .

[13]  George Radin,et al.  The 801 minicomputer , 1982, ASPLOS I.

[14]  James R. Goodman,et al.  A study of instruction cache organizations and replacement policies , 1983, ISCA '83.

[15]  Gregory J. Chaitin,et al.  Register allocation and spilling via graph coloring , 2004, SIGP.

[16]  Kishor S. Trivedi.  Prepaging and Applications to Array Algorithms , 1976, IEEE Transactions on Computers.

[17]  Veljko M. Milutinovic,et al.  An Introduction to GaAs Microprocessor Architecture for VLSI , 1986, Computer.

[18]  Martin Hopkins,et al.  An overview of the PL.8 compiler , 1982, SIGP.

[19]  Domenico Ferrari,et al.  The Improvement of Program Behavior , 1976, Computer.

[20]  Norman P. Jouppi,et al.  The MIPS Machine , 1982, COMPCON.

[21]  David A. Patterson,et al.  Architecture of a VLSI instruction cache for a RISC , 1983, ISCA '83.

[22]  James R. Goodman,et al.  Instruction Cache Replacement Policies and Organizations , 1985, IEEE Transactions on Computers.

[23]  Donald J. Hatfield.  Experiments on Page Size, Program Access Patterns, and Virtual Memory Performance , 1972, IBM J. Res. Dev..