A physically based model for carrier freeze-out in Si- and SiGe-base bipolar transistors suitable for implementation in device simulators