A new DRAM cell with a transistor on a lateral epitaxial silicon layer (TOLE cell)

A new dynamic RAM (DRAM) cell structure and its fabrication technology are proposed. The proposed DRAM cell consists of a transistor on a lateral epitaxial silicon layer (TOLE) and a stacked capacitor formed in a trench. It can achieve high immunity to alpha-particle-induced noise and a low parasitic bit-line capacitance. The TOLE structure is produced by a silicon-on-insulator fabrication technology newly developed by combining epitaxial lateral overgrowth and preferential polishing. Reasonable electrical characteristics for the TOLE and high immunity against alpha-particle disturbance for the TOLE cell were confirmed. >

[1]  M.G. Johnson,et al.  A 1-Mbit CMOS dynamic RAM with a divided bitline matrix architecture , 1985, IEEE Journal of Solid-State Circuits.

[2]  R. R. O'Brien,et al.  A field-funneling effect on the collection of alpha-particle-generated carriers in silicon devices , 1981, IEEE Electron Device Letters.

[3]  T. Toyabe,et al.  Design for alpha immunity of MOS dynamic RAM's , 1981, 1981 International Electron Devices Meeting.

[4]  T. Kure,et al.  A corrugated capacitor cell (CCC) for megabit dynamic MOS memories , 1983, IEEE Electron Device Letters.

[5]  M. Sakao,et al.  A new soft-error immune DRAM cell with a transistor on a lateral epitaxial silicon layer (TOLE cell) , 1987, 1987 International Electron Devices Meeting.

[6]  S. Kawanago,et al.  3-dimensional stacked capacitor cell for 16 M and 64 M DRAMS , 1988, Technical Digest., International Electron Devices Meeting.

[7]  Shojiro Asai,et al.  A soft error rate model for MOS dynamic RAM's , 1982 .

[9]  R.D. Jolly,et al.  A dynamic RAM Cell in recrystallized polysilicon , 1983, IEEE Electron Device Letters.

[10]  T. Shibata,et al.  A new bird's-beak free field isolation technology for VLSI devices , 1981, 1981 International Electron Devices Meeting.

[11]  J. Sakurai.  A new buried-oxide isolation for high-speed high-density MOS integrated circuits , 1978, IEEE Journal of Solid-State Circuits.

[12]  M. Ishihara,et al.  A 5-V only 16-kbit stacked-capacitor MOS RAM , 1980 .

[13]  M. Nakamae,et al.  Novel LSI/SOI wafer fabrication using device layer transfer technique , 1985, 1985 International Electron Devices Meeting.