Compact modular expandable analog defuzzifiers using multiple input floating gate transistor transconductance multipliers
暂无分享,去创建一个
An implementation of a low-voltage analog defuzzifier module is introduced. It employs low distortion, very compact analog multipliers with multiple-input floating gate transistors. Experimental and simulation results from a test chip verify the proposed scheme. The total harmonic distortion of the multiplier is less than 0.1% and its silicon area is only 180/spl times/150 /spl mu/m/sup 2/ in 2 /spl mu/m CMOS technology. Orbit 2 um low-noise N-well MOSIS fabrication technology has been used for the fabrication of test chip prototypes. A new scheme for the modular expansion of analog defuzzifiers with arbitrary number of rules and outputs variables is presented.
[1] Takeshi Yamakawa,et al. Silicon Implementation for a Novel High-Speed Fuzzy Inference Engine: Mega-Flips Analog Fuzzy Processor , 1993, J. Intell. Fuzzy Syst..
[2] Tadashi Shibata,et al. A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .
[3] H. Watanabe,et al. A VLSI fuzzy logic controller with reconfigurable, cascadable architecture , 1990 .