Standard cell library characterization for setting current limits for I/sub DDQ/ testing

Industry needs to move from a separate step of design for test to solving test issues as an integral part of the design process. The linking of design and test is also needed for I/sub DDQ/ testing, which is required for high quality products. A key issue is how to set the I/sub DDQ/ current limit to detect defective parts without rejecting defect-free parts. Increasing design efforts for accurate standard cell library characterization, especially with respect to power provide the answer. This paper describes a method for setting the I/sub DDQ/ limit based upon cell library characterization. Additionally, the method for iterating in on the final values is reviewed and contrasted with the benefits of the new method.

[1]  A.D. Singh,et al.  IDDQ testing of CMOS opens: an experimental study , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[2]  Thomas M. Storey,et al.  STUCK FAULT AND CURRENT TESTING COMPARISON USING CMOS CHIP TEST , 1991, 1991, Proceedings. International Test Conference.

[3]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[4]  Markus G. Wloka,et al.  Power analysis for semi-custom design , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[5]  Ron Wantuck.  Test quality: required stuck-at fault coverage with the use of I/sub DDQ/ testing , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[6]  Keith Baker.  Stuck-at faults, PPMs rejects or? What do the SIA roadmaps say? , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[7]  John M. Acken.  The final barriers to widespread use of I/sub DDQ/ testing , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[8]  John M. Acken.  Testing for Bridging Faults (Shorts) in CMOS Circuits , 1983, 20th Design Automation Conference Proceedings.

[9]  Keith Baker,et al.  Development of a class 1 QTAG monitor , 1994, Proceedings., International Test Conference.

[10]  Roger Perry.  I/sub DDQ/ TESTING IN CMOS DIGITAL ASIC'S - PUTTING IT ALL TOGETHER , 1992, Proceedings International Test Conference 1992.

[11]  Charles F. Hawkins,et al.  IDDQ testing: A review , 1992, J. Electron. Test..

[12]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[13]  Robert C. Aitken,et al.  IDDQ testing as a component of a test suite: The need for several fault coverage metrics , 1992, J. Electron. Test..