Implementing a Built-In Self-Test PLA Design

An NMOS implementation of a new built-in self-test PLA design is presented. The layouts for its additional test circuitry result in appoximately 15-percent overhead for most large PlAS, a significantly better overhead than that of any existing scheme. Both the input test patterns and the output responses, which are compressed intoastring of parity bits, are independent of the functions that the PLA realizes, and the 15-percent overhead includes the storage needed for the fault-free compressed output data. The fault coverage of this approach consists of all single and (1-2 -( 2n + m)) of all multiple stuck, crosspoint, and bridging faults in the original PLA and the additional test circuitry (n and m are the number of input variables and product terms, respectively). The article begins with a short review of existing design schemes.

[1]  James E. Smith.  Detection of Faults in Programmable Logic Arrays , 1979, IEEE Transactions on Computers.

[2]  Hideo Fujiwara.  A New PLA Design for Universal Testability , 1984, IEEE Transactions on Computers.

[3]  Wilfried Daehn,et al.  A Hardware Approach to Self-Testing of Large Programmable Logic Arrays , 1981, IEEE Transactions on Computers.

[4]  Janusz Rajski,et al.  Combinatorial Approach to Multiple Contact Faults Coverage in Programmable Logic Arrays , 1985, IEEE Transactions on Computers.

[5]  Kozo Kinoshita,et al.  An Easily Testable Design of Programmable Logic Arrays for Multiple Faults , 1983, IEEE Transactions on Computers.

[6]  Leon I. Maissel,et al.  An Introduction to Array Logic , 1975, IBM J. Res. Dev..

[7]  Daniel L. Ostapko,et al.  Fault Analysis and Test Generation for Programmable Logic Arrays (PLA's) , 1979, IEEE Transactions on Computers.

[8]  Kozo Kinoshita,et al.  A Design of Programmable Logic Arrays with Universal Tests , 1981, IEEE Transactions on Computers.

[9]  Vinod K. Agarwal.  Multiple Fault Detection in Programmable Logic Arrays , 1980, IEEE Transactions on Computers.