Realization of virtual 126-core system with thermal sensor-network using metallic thermal skeletons
暂无分享,去创建一个
Ding-Ming Kwai | Shih-Chieh Chang | Ping-Hei Chen | Yung-Fa Chou | Chin-Chi Hsu | Jui-Hung Chien | Chiao-Ling Lung | Kun-Ju Tsai | Yung-Fa Chou | D. Kwai | Shih-Chieh Chang | Ping-Hei Chen | Chin-Chi Hsu | Ting-Sheng Chen | Kun-Ju Tsai | Ting-Sheng Chen | Jui-Hung Chien | C. Lung
[1] Ding-Ming Kwai,et al. Thermal-aware on-line task allocation for 3D multi-core processor throughput optimization , 2011, 2011 Design, Automation & Test in Europe.
[2] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[3] Fabien Clermidy,et al. Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).
[4] Zhiyi Yu,et al. Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles , 2006, 2006 International Conference on Computer Design.
[5] Nasser A. Kurd,et al. A multigigahertz clocking scheme for the Pentium(R) 4 microprocessor , 2001, IEEE J. Solid State Circuits.
[6] Vivek Tiwari,et al. Reducing power in high-performance microprocessors , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[7] M. Michael Yovanovich,et al. Analysis of thermal vias in high density interconnect technology , 1992, [1992 Proceedings] Eighth Annual IEEE Semiconductor Thermal Measurement and Management Symposium.
[8] Jian-Qiang Lu,et al. 3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems , 2009, Proceedings of the IEEE.
[9] Ding-Ming Kwai,et al. Floorplanning 1024 cores in a 3D-stacked networkon- chip with thermal-aware redistribution , 2010, 2010 12th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems.
[10] Jang-Kyo Kim,et al. Three-dimensional packaging for multi-chip module with through-the-silicon via hole , 2003, Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003).
[11] Shih-Chieh Chang,et al. Thermal analysis experiences of a tri-core SoC system , 2010, The 2010 International Conference on Green Circuits and Systems.
[12] Sung-Mo Kang,et al. Cell-level placement for improving substrate thermal distribution , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..