Spur-Free MASH Delta-Sigma Modulation

For multistage noise-shaping (MASH) delta-sigma modulation, this paper presents a new structure that is free of spurs for all input values. The proposed MASH structure cascades several first-order delta-sigma modulators (DSMs) like the traditional MASH structure but has an additional feedforward connection between two adjacent stages. The proposed MASH structure can increase the sequence length and thus reduce spurs. The reason why the proposed MASH structure has a long sequence length for the full input range is mathematically proved, and simulations are performed to verify the effect of the long sequence length. Simulation results show that the performance of the proposed MASH structure is close to that of the ideal DSM. In addition, the proposed MASH structure requires almost the same hardware cost as the traditional MASH structure.

[1]  B. Bisanti,et al.  An 18-mW 2.5-GHz/900-MHz BiCMOS dual frequency synthesizer with < 10-Hz RF carrier resolution , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[2]  Michael H. Perrott.  Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits , 2002, DAC '02.

[3]  Avideh Zakhor,et al.  On the stability of sigma delta modulators , 1993, IEEE Trans. Signal Process..

[4]  Ahmet M. Kondoz,et al.  Pitch detection of speech signals using segmented autocorrelation , 1995 .

[5]  Michael Peter Kennedy,et al.  Maximum Sequence Length MASH Digital Delta–Sigma Modulators , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Michiel Steyaert,et al.  CMOS Fractional-N Synthesizers: Design for High Spectral Purity and Monolithic Integration , 2003 .

[7]  Juha Kostamovaara,et al.  A practical /spl Delta/-/spl Sigma/ modulator design method based on periodical behavior analysis , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  K. Hosseini,et al.  Mathematical analysis of digital MASH delta-sigma modulators for fractional-N frequency synthesizers , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.

[9]  B. Miller,et al.  A multiple modulator fractional divider , 1990, 44th Annual Symposium on Frequency Control.

[10]  Chia-Yu Yao,et al.  Hardware Simplification to the Delta Path in a MASH 111 Delta–Sigma Modulator , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Sudhakar Pamarti,et al.  LSB Dithering in MASH Delta–Sigma D/A Converters , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Keikichi Hirose,et al.  A scheme for pitch extraction of speech using autocorrelation function with frame length proportional to the time lag , 1992, [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[13]  M. Steyaert,et al.  A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800 , 2002, IEEE J. Solid State Circuits.

[14]  Zhipeng Ye,et al.  Hardware Reduction in Digital Delta-Sigma Modulators Via Error Masking - Part I: MASH DDSM , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  T. Riley,et al.  Delta-sigma modulation in fractional-N frequency synthesis , 1993 .

[16]  Michael Peter Kennedy,et al.  Mathematical Analysis of a Prime Modulus Quantizer MASH Digital Delta–Sigma Modulator , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Robert M. Gray,et al.  Spectral analysis of quantization noise in a single-loop sigma-delta modulator with DC input , 1989, IEEE Trans. Commun..

[18]  Izzet Kale,et al.  Rigorous analysis of delta-sigma modulators for fractional-N PLL frequency synthesis , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Chunqi Shi,et al.  A fractional-N frequency synthesizer for single-chip UHF RFID reader , 2008 .