Research on Low Bit Error Rate Encoding Method for Data Latch Processing

In the data processing of quantified time signal, traditional encoding method in high frequency is faced with the problem of high Bit Error Rate (BER) affecting the data's quantitative accuracy. This paper presents BER mechanism analytical model according to the analysis of the causes of bit error, which takes both data latch and delay mismatch effects of different state pattern into consideration. And the analysis of same frequency coding mode with low BER is put forward based on the comparison of the binary and Gray coding method. The circuit and layout designs of Time to Digital Converter (TDC) with same frequency coding mode are implemented in TSMC 0.35μm CMOS process. The test results of the Multi Project Wafer (MPW) chip show that BER of the same frequency coding mode is effectively reduced compared with traditional encoding modes under the same conditions.

[1]  Rakshith Saligram,et al.  Contemplation of synchronous Gray Code counter and its variants using reversible logic gates , 2013, 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES.

[2]  Tadahiro Kuroda,et al.  A 1.26mW/Gbps 8 locking cycles versatile all-digital CDR with TDC combined DLL , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[3]  Ryszard Szplet,et al.  Nonlinearity correction of the integrated time-to-digital converter with direct coding , 1996 .

[4]  Wim Dehaene,et al.  A low power time-of-arrival ranging front end based on a 8-channel 2.2mW, 53ps single-shot-precision Time-to-Digital converter , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[5]  Masayuki Ikebe,et al.  A 12-bit, 5.5-μW single-slope ADC using intermittent working TDC with multi-phase clock signals , 2014, 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[6]  R. Pełka,et al.  Single-chip interpolating time counter with 200-ps resolution and 43-s range , 1996 .

[7]  Ali Manzak,et al.  Design and analysis of low power Carbon Nanotube Field Effect Transistor (CNFET) D Flip-Flops (DFFs) , 2011, 2011 3rd International Conference on Computer Research and Development.

[8]  Wei Jin,et al.  Robust design of sub-threshold flip-flop cells for wireless sensor network , 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip.

[9]  R. Kluit,et al.  GOSSIPO-4: Evaluation of a Novel PLL-Based TDC-Technique for the Readout of GridPix-Detectors , 2014, IEEE Transactions on Nuclear Science.

[10]  Satoshi Ito,et al.  An Analysis of Stochastic Self-Calibration of TDC Using Two Ring Oscillators , 2013, 2013 22nd Asian Test Symposium.

[11]  Stephan Henzler,et al.  Time-to-Digital Converters , 2010 .

[12]  J. Kalisz,et al.  Error analysis and design of the Nutt time-interval digitiser with picosecond resolution , 1987 .